参数资料
型号: EP20K600EFC1020-1ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 92/114页
文件大小: 1623K
代理商: EP20K600EFC1020-1ES
Altera Corporation
79
APEX 20K Programmable Logic Device Family Data Sheet
Note to tables:
(1)
These timing parameters are sample-tested only.
Table 43. APEX 20KE External Bidirectional Timing Parameters
Symbol
Parameter
Condition
tINSUBIDIR
Setup time for bi-directional pins with global clock at LAB adjacent Input
Register
tINHBIDIR
Hold time for bi-directional pins with global clock at LabB adjacent Input
Register
tOUTCOBIDIR
Clock-to-output delay for bi-directional pins with global clock at IOE output
register
C1 = 35 pF
tXZBIDIR
Synchronous Output Enable Register to output buffer disable delay
C1 = 35 pF
tZXBIDIR
Synchronous Output Enable Register output buffer enable delay
C1 = 35 pF
tINSUBIDIRPLL
Setup time for bi-directional pins with PLL clock at LAB adjacent Input
Register
tINHBIDIRPLL
Hold time for bi-directional pins with PLL clock at LAB adjacent Input
Register
tOUTCOBIDIRPLL
Clock-to-output delay for bi-directional pins with PLL clock at IOE output
register
C1 = 35 pF
tXZBIDIRPLL
Synchronous Output Enable Register to output buffer disable delay with
PLL
C1 = 35 pF
tZXBIDIRPLL
Synchronous Output Enable Register output buffer enable delay with PLL
C1 = 35 pF
相关PDF资料
PDF描述
EP20K600EFC1020-1X FPGA
EP20K600EFC1020-2 FPGA
EP20K600EFC1020-2ES FPGA
EP20K600EFC1020-2X FPGA
EP20K600EFC1020-3ES FPGA
相关代理商/技术参数
参数描述
EP20K600EFC1020-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA