参数资料
型号: EP20K600EFC1020-1ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 41/114页
文件大小: 1623K
代理商: EP20K600EFC1020-1ES
32
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Read/Write Clock Mode
The read/write clock mode contains two clocks. One clock controls all
registers associated with writing: data input, WE, and write address. The
other clock controls all registers associated with reading: read enable
(RE), read address, and data output. The ESB also supports clock enable
and asynchronous clear signals; these signals also control the read and
write registers independently. Read/write clock mode is commonly used
for applications where reads and writes occur at different system
frequencies. Figure 20 shows the ESB in read/write clock mode.
Figure 20. ESB in Read/Write Clock Mode
Notes:
(1)
All registers can be cleared asynchronously by ESB local interconnect signals, global signals, or the chip-wide reset.
(2)
APEX 20KE devices have four dedicated clocks.
Dedicated Clocks
2 or 4
4
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
D
ENA
Q
data[ ]
rdaddress[ ]
wraddress[ ]
RAM/ROM
128
× 16
256
× 8
512
× 4
1,024
× 2
2,048
× 1
Data In
Read Address
Write Address
Read Enable
Write Enable
Data Out
outclken
inclken
inclock
outclock
D
ENA
Q
Write
Pulse
Generator
rden
wren
Dedicated Inputs &
Global Signals
to MegaLAB,
FastTrack &
Local
Interconnect
(2)
相关PDF资料
PDF描述
EP20K600EFC1020-1X FPGA
EP20K600EFC1020-2 FPGA
EP20K600EFC1020-2ES FPGA
EP20K600EFC1020-2X FPGA
EP20K600EFC1020-3ES FPGA
相关代理商/技术参数
参数描述
EP20K600EFC1020-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA