参数资料
型号: EP20K600EFC1020-1ES
英文描述: FPGA
中文描述: FPGA的
文件页数: 53/114页
文件大小: 1623K
代理商: EP20K600EFC1020-1ES
Altera Corporation
43
APEX 20K Programmable Logic Device Family Data Sheet
Figure 28 shows how a column IOE connects to the interconnect.
Figure 28. Column IOE Connection to the Interconnect
Dedicated Fast I/O Pins
APEX 20KE devices incorporate an enhancement to support bidirectional
pins with high internal fanout such as PCI control signals. These pins are
called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and
replace dedicated inputs. These pins can be used for fast clock, clear, or
high fanout logic signal distribution. They also can drive out. The
Dedicated Fast I/O pin data output and tri-state control are driven by
local interconnect from the adjacent MegaLAB for high speed.
Row Interconnect
Column Interconnect
Each IOE can drive column interconnect. In APEX 20KE devices,
IOEs can also drive FastRow interconnect. Each IOE data
and OE signal is driven by local interconnect.
Any LE or ESB can drive
a column pin through a
row, column, and MegaLAB
interconnect.
IOE
LAB
An LE or ESB can drive a
pin through a local
interconnect for faster
clock-to-output times.
MegaLAB Interconnect
相关PDF资料
PDF描述
EP20K600EFC1020-1X FPGA
EP20K600EFC1020-2 FPGA
EP20K600EFC1020-2ES FPGA
EP20K600EFC1020-2X FPGA
EP20K600EFC1020-3ES FPGA
相关代理商/技术参数
参数描述
EP20K600EFC1020-1X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-2X 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K600EFC1020-3 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA