- 您现在的位置：买卖IC网 > PDF目录16559 > EV-ADF4153SD1Z (Analog Devices Inc)BOARD EVAL FOR ADF4153SD1Z PDF资料下载
参数资料
| 型号： | EV-ADF4153SD1Z |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADF4153SD1Z |
| 标准包装： | 1 |
| 系列： | * |
ADF4153
Data Sheet
Rev. F | Page 10 of 24
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 14 is a simplified schematic of
the phase frequency detector. The PFD includes a fixed delay
element that sets the width of the antibacklash pulse, which is
typically 3 ns. This pulse ensures that there is no dead zone in the
PFD transfer function and gives a consistent reference spur level.
U3
CLR2
Q2
D2
U2
DOWN
UP
HI
CP
–IN
+IN
CHARGE
PUMP
DELAY
CLR1
Q1
D1
U1
03685-
017
Figure 14. PFD Simplified Schematic
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4153 allows the user to
access various internal points on the chip. The state of MUXOUT
is controlled by M3, M2, and M1 (see Table 8). Figure 15 shows
the MUXOUT section in block diagram form.
DIGITAL LOCK DETECT
R COUNTER DIVIDER
LOGIC LOW
DGND
CONTROL
MUX
MUXOUT
DVDD
THREE-STATE OUTPUT
N COUNTER DIVIDER
ANALOG LOCK DETECT
LOGIC HIGH
03685-
018
s
Figure 15. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4153 digital section includes a 4-bit RF R counter,
a 9-bit RF N counter, a 12-bit FRAC counter, and a 12-bit
modulus counter. Data is clocked into the 24-bit shift register
on each rising edge of CLK. The data is clocked in MSB first.
Data is transferred from the shift register to one of four latches
on the rising edge of LE. The destination latch is determined by
the state of the two control bits (C2 and C1) in the shift register.
These are the 2 LSBs, DB1 and DB0, as shown in Figure 2. The
truth table for these bits is shown in Table 5. Table 6 shows a
summary of how the registers are programmed.
PROGRAM MODES
Table 5 through Table 10 show how to set up the program
modes in the ADF4153.
The ADF4153 programmable modulus is double buffered. This
means that two events have to occur before the part uses a new
modulus value. First, the new modulus value is latched into the
device by writing to the R divider register. Second, a new write
must be performed on the N divider register. Therefore, to
ensure that the modulus value is loaded correctly, the N divider
register must be written to any time that the modulus value is
updated.
Table 5. C2 and C1 Truth Table
Control Bits
C2
C1
Register
0
N Divider Register
0
1
R Divider Register
1
0
Control Register
1
Noise and Spur Register
相关PDF资料 |
PDF描述 |
|---|---|
| MAX5059EUI+T | IC DRVR SYNC RECT 28-TSSOP |
| TCM809TVNB713 | IC RESET MONITOR 3.08V SOT23B-3 |
| GMM10DREI | CONN EDGECARD 20POS .156 EYELET |
| A1DXB-2036M | IDC CABLE- AKR20B/AE20M/X |
| H1WXH-1436M | IDC CABLE - HPL14H/AE14M/X |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EV-ADF4156SD1Z | 功能描述:BOARD EVAL FOR ADF4156 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4157SD1Z | 功能描述:BOARD EVAL FOR ADF4157 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EV-ADF4159EB1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADF4159 |
| EV-ADF4159EB2Z | 制造商:Analog Devices 功能描述:13GHZFRAC-NPLL+ADF55XXVCO+3VADM - Boxed Product (Development Kits) |
| EV-ADF4159EB3Z | 制造商:Analog Devices 功能描述:EVALUATIONBOARD - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADF4159 制造商:Analog Devices 功能描述:Clock & Timer Development Tools ADF4159 EVAL BRD |
发布紧急采购，3分钟左右您将得到回复。