- 您现在的位置：买卖IC网 > PDF目录16871 > EVAL-AD5522EBDZ (Analog Devices Inc)BOARD EVAL FOR 14X14MM AD5522 PDF资料下载
参数资料
| 型号： | EVAL-AD5522EBDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 37/64页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR 14X14MM AD5522 |
| 标准包装： | 1 |
| 主要目的： | 测试与测量，参数测量单元（PMU） |
| 已用 IC / 零件： | AD5522 |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD5522
Data Sheet
Rev. E | Page 42 of 64
SERIAL INTERFACE
The AD5522 provides two high speed serial interfaces: an SPI-
compatible interface operating at clock frequencies up to 50 MHz
and an EIA-644-compliant LVDS interface. To minimize both
the power consumption of the device and the on-chip digital
noise, the serial interface powers up fully only when the device
is being written to, that is, on the falling edge of SYNC.
SPI INTERFACE
The serial interface operates from a 2.3 V to 5.25 V DVCC supply
range. The SPI interface is selected when the SPI/LVDS pin is
held low. It is controlled by four pins, as described in Table 15.
Table 15. Pins That Control the SPI Interface
Pin
Description
SYNC
Frame synchronization input
SDI
Serial data input pin
SCLK
Clocks data in and out of the device
SDO
Serial data output pin for data readback (weak
SDO output driver, may require reduction in SCLK
frequency to correctly read back, see Table 2)
LVDS INTERFACE
The LVDS interface uses the same input pins, with the same
designations, as the SPI interface. In addition, four other pins
are provided for the complementary signals needed for differ-
ential operation, as described in Table 16.
Table 16. Pins That Control the LVDS Interface
Pin
Description
SYNC
Differential frame synchronization signal
SYNC
Differential frame synchronization signal
(complement)
SDI
Differential serial data input
SDI
Differential serial data input (complement)
SCLK
Differential serial clock input
SCLK
Differential serial clock input (complement)
SDO
Differential serial data output for data readback
SDO
Differential serial data output for data readback
(complement)
SERIAL INTERFACE WRITE MODE
The AD5522 allows writing of data via the serial interface to
every register directly accessible to the serial interface, that is,
all registers except the DAC registers.
The serial word is 29 bits long. The serial interface works with
both a continuous and a burst (gated) serial clock. Serial data
applied to SDI is clocked into the AD5522 by clock pulses
applied to SCLK. The first falling edge of SYNC starts the write
cycle. At least 29 falling clock edges must be applied to SCLK to
clock in 29 bits of data before SYNC is taken high again.
The input register addressed is updated on the rising edge of
SYNC. For another serial transfer to take place, SYNC must be
taken low again.
The shift register can accept longer words (for example, 32-bit
words), framed by SYNC, but the data should always be in the
29th LSB positions.
RESET FUNCTION
Bringing the level-sensitive RESET line low resets the contents
of all internal registers to their power-on reset state (see the
Power-On Default section). This sequence takes approximately
600 s. BUSY goes low for the duration, returning high when
RESET is brought high again and the initialization is complete.
While BUSY is low, all interfaces are disabled. When BUSY
returns high, normal operation resumes, and the status of the
RESET pin is ignored until it goes low again. The SDO output is
high impedance during a power-on reset or a RESET. A power-
on reset functions the same way as RESET.
BUSY AND LOAD FUNCTIONS
The BUSY pin is an open-drain output that indicates the status
of the AD5522 interface. When writing to any register, BUSY
goes low and stays low until the command completes.
A write operation to a DAC X1 register and some PMU register
bits (see Table 18) drives the BUSY signal low for longer than a
write M, C, or system control register. For DACs, the value of
the internal cached (X2) data is calculated and stored each time
that the user writes new data to the corresponding X1 register.
During the calculation and writing of X2, the BUSY output is
driven low. While BUSY is low, the user can continue writing
new data to the any register, but this write should not be
completed with SYNC going high until BUSY returns high (see
X2 values are stored and held until a PMU word is written that
calls the appropriate cached X2 register. Only then is a DAC
output updated.
The DAC outputs and PMU modes are updated by taking the
LOAD input low. If LOAD goes low while BUSY is active, the
LOAD event is stored and the DAC outputs or PMU modes are
updated immediately after BUSY goes high. A user can also hold
the LOAD input permanently low. In this case, the DAC outputs
or PMU modes are updated immediately after BUSY goes high.
The BUSY pin is bidirectional and has a 50 k internal pull-up
resistor. When multiple AD5522 devices are used in one system,
the BUSY pins can be tied together. This is useful when it is
required that no DAC or PMU in any device be updated until
all others are ready to be updated. When each device finishes
updating its X2 registers, it releases the BUSY pin. If another
device has not finished updating its X2 registers, it holds BUSY
low, thus delaying the effect of LOAD going low.
相关PDF资料 |
PDF描述 |
|---|---|
| EVAL-AD5520EBZ | BOARD EVAL FOR AD5520 |
| MAX6198AESA+T | IC VREF SERIES PREC 4.096V 8SOIC |
| QPI-5-EVAL1 | EVALUATION BOARD FOR QPI-5 |
| H6MMH-4006M | DIP CABLE - HDM40H/AE40M/HDM40H |
| QPO-2-EVAL1 | EVALUATION BOARD FOR QPO-2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-AD5522EBUZ | 功能描述:BOARD EVAL FOR 12X12MM AD5522 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:- 主要目的:电信，线路接口单元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板，电源，线缆，CD 其它名称:82EBV2081 |
| EVAL-AD5532EB | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold |
| EVAL-AD5532EBZ | 功能描述:BOARD EVAL FOR AD5532 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5532HSEBZ | 功能描述:BOARD EVAL FOR AD5532HS RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5533EB | 制造商:AD 制造商全称:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold |
发布紧急采购，3分钟左右您将得到回复。