参数资料
型号: EVAL-ADAU1761Z
厂商: Analog Devices Inc
文件页数: 60/92页
文件大小: 0K
描述: BOARD EVAL FOR ADAU1761
标准包装: 1
系列: SigmaDSP®
主要目的: 音频编解码器
嵌入式: 是,DSP
已用 IC / 零件: ADAU1761
主要属性: 立体声,24 位,8 ~ 96 kHz 采样率,GUI 工具
次要属性: I²C 和 GPIO 接口,2 差分和 1 个立体声单端模拟输入和输出
已供物品: 2 个板,线缆,CD
产品目录页面: 776 (CN2011-ZH PDF)
相关产品: ADAU1761BCPZ-RL-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761BCPZ-R7-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761BCPZ-ND - IC SIGMADSP CODEC PLL 32LFCSP
ADAU1761
Rev. C | Page 63 of 92
R14: ALC Control 3, 16,404 (0x4014)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
NGTYP[1:0]
NGEN
NGTHR[4:0]
Table 48. ALC Control 3 Register
Bits
Bit Name
Description
[7:6]
NGTYP[1:0]
Noise gate type. When the input signal falls below the threshold for 250 ms, the noise gate can hold a constant
PGA gain, mute the ADC output, fade the PGA gain to the minimum gain value, or fade then mute.
Setting
Noise Gate
00
Hold PGA constant (default)
01
Mute ADC output (digital mute)
10
Fade to PGA minimum value (analog fade)
11
Fade then mute (analog fade/digital mute)
5
NGEN
Noise gate enable.
0 = disabled (default).
1 = enabled.
[4:0]
NGTHR[4:0]
Noise gate threshold. When the input signal falls below the threshold for 250 ms, the noise gate is activated.
A 1 LSB increase corresponds to a 1.5 dB change. See Table 93 for a complete list of the threshold settings.
Setting
Threshold
00000
76.5 dB (default)
00001
75 dB
11110
31.5 dB
11111
30 dB
R15: Serial Port Control 0, 16,405 (0x4015)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
SPSRS
LRMOD
BPOL
LRPOL
CHPF[1:0]
MS
Table 49. Serial Port Control 0 Register
Bits
Bit Name
Description
6
SPSRS
Serial port sampling rate source.
0 = converter rate set in Register R17 (default).
1 = DSP rate set in Register R57.
5
LRMOD
LRCLK mode sets the LRCLK for either a 50% duty cycle or a pulse. The pulse mode should be at least 1 BCLK wide.
0 = 50% duty cycle (default).
1 = pulse mode.
4
BPOL
BCLK polarity sets the BCLK edge that triggers a change in audio data. This can be set for the falling or rising
edge of the BCLK.
0 = falling edge (default).
1 = rising edge.
3
LRPOL
LRCLK polarity sets the LRCLK edge that triggers the beginning of the left channel audio frame. This can be set
for the falling or rising edge of the LRCLK.
0 = falling edge (default).
1 = rising edge.
[2:1]
CHPF[1:0]
Channels per frame sets the number of channels per LRCLK frame.
Setting
Channels per LRCLK Frame
00
Stereo (default)
01
TDM 4
10
TDM 8
11
Reserved
0
MS
Serial data port bus mode. Both LRCLK and BCLK are master of the serial port when set in master mode and are
serial port slave in slave mode.
0 = slave mode (default).
1 = master mode.
相关PDF资料
PDF描述
MAX6174BASA+ IC VREF SERIES PREC 4.096V 8SOIC
GSC06DRXI-S734 CONN EDGECARD 12POS DIP .100 SLD
0982660987 CBL 29PS 0.5MM JMPR TYPE A 1.18"
SRR5028-680Y INDUCTOR POWER 68UH 0.62A SMD
ADN8831ACPZ-REEL7 IC THERMO COOLER CTRLR 32LFCSP
相关代理商/技术参数
参数描述
EVAL-ADAU1781Z 功能描述:BOARD EVAL FOR ADAU1781 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:SigmaDSP® 标准包装:1 系列:- 主要目的:电信,线路接口单元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要属性:T1/J1/E1 LIU 次要属性:- 已供物品:板,电源,线缆,CD 其它名称:82EBV2081
EVAL-ADAU1962AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:Eval Board for ADAU1962A
EVAL-ADAU1966AZ 制造商:Analog Devices 功能描述:EVAL BOARD FOR ADAU1962A - Boxed Product (Development Kits)
EVAL-ADAU1966Z 功能描述:BOARD EVAL FOR ADAU1966 RoHS:是 类别:编程器,开发系统 >> 评估板 - 数模转换器 (DAC) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率(每秒):- 数据接口:串行,SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-ADAU1966Z 制造商:Analog Devices 功能描述:ADAU1966, DAC, SIGMA DELTA, SPI, I2C, EV