- 您现在的位置：买卖IC网 > PDF目录16560 > EVAL-ADF4193EBZ2 (Analog Devices Inc)BOARD EVALUATION EB2 FOR ADF4193 PDF资料下载
参数资料
| 型号： | EVAL-ADF4193EBZ2 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION EB2 FOR ADF4193 |
| 标准包装： | 1 |
| 主要目的： | 计时，频率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4193 |
| 主要属性： | 400 MHz ~ 3.5 GHz，数字式可编程输出相位 |
| 次要属性： | 板不包括环路滤波器和 VCO |
| 已供物品： | 板，缆线，CD |
| 相关产品： | ADF4193BCPZ-ND - IC PLL FREQ SYNTHESIZER 32LFCSP ADF4193BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 32LFCSP ADF4193BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 32LFCSP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
ADF4193
Data Sheet
Rev. F | Page 16 of 32
MOD/R REGISTER (R1)
05328-
024
DB23
F5
DB22
F4
DB21
0
DB20
F2
DB19
F1
DB18
R4
DB17
R3
DB16
R2
DB15
R1
DB14
M12
DB13
M11
DB12
M10
DB11
M9
DB10
M8
DB9
M7
DB8
M6
DB7
M5
DB6
M4
DB5
M3
DB4
M2
DB3
M1
DB2
C3 (0)
DB1
C2 (0)
DB0
C1 (1)
4-BIT RF
R COUNTER
CP
ADJ
R
E
F/2
R
ESER
VED
PR
ESC
A
L
ER
DO
UBL
E
R
E
NABL
E
12-BIT MODULUS
CONTROL
BITS
0
1
NOMINAL
ADJUSTED
CP ADJ
F5
0
1
DISABLE
ENABLE
REF/2
F4
0
1
F2
4/5
8/9
PRESCALER
0
1
F1
DOUBLER DISABLED
DOUBLER ENABLED
DOUBLER ENABLE
M12
0
.
1
M11
0
.
1
M10
0
.
1
..........
M3
1
.
1
M2
0
1
.
0
1
M1
1
0
1
.
0
1
0
1
INTERPOLATOR MODULUS VALUE (MOD)
13
14
15
.
4092
4093
4094
4095
R4
0
.
1
R3
0
1
.
1
R2
0
1
0
.
0
1
R1
1
0
1
0
.
0
1
0
1
RF R COUNTER DIVIDE RATIO
1
2
3
4
.
12
13
14
15
Figure 30. MOD/R Register (R1)
This register is used to set the PFD reference frequency and the
channel step size, which is determined by the PFD frequency
divided by the fractional modulus. Note that the MOD, R
counter, REF/2, CP ADJ, and doubler enable bits are double
buffered. They do not take effect until the next write to R0
(FRAC/INT register) is complete.
Control Bits
With C3, C2, and C1 set to 0, 0, 1, respectively, the MOD/R
register (R1) is programmed.
CP ADJ
When this bit is set to 1, the charge pump current is scaled up
25% from its nominal value on the next write to R0. When this
bit is set to 0, the charge pump current stays at its nominal value
on the next write to R0. See the Programming section for more
information on how this feature can be used.
REF/2
Setting this bit to 1 inserts a divide-by-2, toggle flip-flop between
the R counter and PFD, which extends the maximum REFIN
input rate.
Reserved Bit
Reserved Bit DB21 must be set to 0.
Doubler Enable
Setting this bit to 1 inserts a frequency doubler between REFIN
and the 4-bit R counter. Setting this bit to 0 bypasses the doubler.
4-Bit RF R Counter
It allows the REFIN frequency to be divided down to produce the
reference clock to the PFD. All integer values from 1 to 15 are
allowed. See the Worked Example section.
12-Bit Interpolator Modulus
For a given PFD reference frequency, the fractional deno-
minator or modulus sets the channel step resolution at the
RF output. All integer values from 13 to 4095 are allowed.
See the Programming section for additional information and
guidelines for selecting the value of MOD.
相关PDF资料 |
PDF描述 |
|---|---|
| RMC06DRTH-S734 | CONN EDGECARD 12POS DIP .100 SLD |
| HBM18DSUN | CONN EDGECARD 36POS .156 DIP SLD |
| RSC06DREI-S734 | CONN EDGECARD 12POS .100 EYELET |
| EBA24DRMI | CONN EDGECARD 48POS .125 SQ WW |
| MAX8663ETL+T | IC PMIC LI+ SNGL CELL 40TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EVAL-ADF4206-7EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4208EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk |
| EVAL-ADF4212EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADF4213EB1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-ADF4213EB2 | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
发布紧急采购，3分钟左右您将得到回复。