- 您现在的位置：买卖IC网 > PDF目录223866 > GS8342TT06BGD-500T (GSI TECHNOLOGY) 4M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS8342TT06BGD-500T |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165 |
| 文件页数： | 18/30页 |
| 文件大小： | 267K |
| 代理商： | GS8342TT06BGD-500T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 5/2011
25/30
2011, GSI Technology
Preliminary
GS8342TT06/11/20/38BD-550/500/450/400/350
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
1, 2
SAMPLE-Z
010
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z.
1
GSI
011
GSI Private Instruction.
1
SAMPLE/PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
1
GSI
101
GSI Private Instruction.
1
GSI
110
GSI Private Instruction.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.
JTAG Port Recommended Operating Conditions and DC Characteristics
Parameter
Symbol
Min.
Max.
Unit
Notes
Test Port Input Low Voltage
VILJ
–
0.3
0.3 * VDD
V1
Test Port Input High Voltage
VIHJ
0.7 * VDD
VDD +0.3
V1
TMS, TCK and TDI Input Leakage Current
IINHJ
–
300
1
uA
2
TMS, TCK and TDI Input Leakage Current
IINLJ
–
1
100
uA
3
TDO Output Leakage Current
IOLJ
–
11
uA
4
Test Port Output High Voltage
VOHJ
VDD – 0.2
—
V5, 6
Test Port Output Low Voltage
VOLJ
—
0.2
V
5, 7
Test Port Output CMOS High
VOHJC
VDD – 0.1
—
V5, 8
Test Port Output CMOS Low
VOLJC
—
0.1
V
5, 9
Notes:
1. Input Under/overshoot voltage must be –1 V < Vi < VDDn +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
2. VILJ VIN VDDn
3. 0 V
V
IN V
ILJn
4. Output Disable, VOUT = 0 to VDDn
5. The TDO output driver is served by the VDD supply.
6. IOHJ = –2 mA
7. IOLJ = + 2 mA
8. IOHJC = –100 uA
9. IOLJC = +100 uA
相关PDF资料 |
PDF描述 |
|---|---|
| GS841Z36CGT-166IT | 128K X 36 ZBT SRAM, 7 ns, PQFP100 |
| GS842Z18CB-250T | 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 |
| GS8641ZV18GE-200 | 4M X 18 ZBT SRAM, 7.5 ns, PBGA165 |
| GS8644Z18GE-225T | 4M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| GS8662QT10BD-200I | 8M X 9 QDR SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS8342TT11BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342TT11BD-500I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342TT11BD-550 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342TT11BD-550I | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342TT20BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。