- 您现在的位置：买卖IC网 > PDF目录371807 > HFA3824A (Intersil Corporation) Direct Sequence Spread Spectrum Baseband Processor PDF资料下载
参数资料
| 型号： | HFA3824A |
| 厂商： | Intersil Corporation |
| 元件分类： | 基带处理器 |
| 英文描述： | Direct Sequence Spread Spectrum Baseband Processor |
| 中文描述： | 直接序列扩频基带处理器 |
| 文件页数： | 4/40页 |
| 文件大小： | 271K |
| 代理商： | HFA3824A |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
2-102
Pin Description
NAME
PIN
TYPE I/O
DESCRIPTION
V
DDA
(Analog)
10, 18, 20
Power
DC power supply 2.7V - 5.5V (Not Hardwire Together On Chip).
V
DD
(Digital)
7, 21, 29, 42
Power
DC power supply 2.7V - 5.5V
GND (Analog)
11, 15, 19
Ground
DC power supply 2.7V - 5.5V, ground (Not Hardwire Together On Chip).
GND (Digital)
6, 22, 31, 41
Ground
DC power supply 2.7V - 5.5V, ground.
V
REFN
17
I
“Negative” voltage reference for ADC’s (I and Q) [Relative to V
REFP
]
V
REFP
16
I
“Positive” voltage reference for ADC’s (I, Q and RSSI)
I
IN
12
I
Analog input to the internal 3-bit A/D of the In-phase received data.
Q
IN
13
I
Analog input to the internal 3-bit A/D of the Quadrature received data.
RSSI
14
I
Receive Signal Strength Indicator Analog input.
A/D_CAL
26
O
This signal is used internally as part of the I and Q ADC calibration circuit. When the ADC
calibration circuit is active, the voltage references of the ADCs are adjusted to maintain the
outputs of the ADCs in their optimum range. A logic 1 on this pin indicates that one or both
of the ADC outputs are at their full scale value. This signal can be integrated externally as
a control voltage for an external AGC.
TX_PE
2
I
When active, the transmitter is configured to be operational, otherwise the transmitter is in
standby mode. TX_PE is an input from the external Media Access Controller (MAC) or net-
work processor to the HFA3824A. The rising edge of TX_PE will start the internal transmit
state machine and the falling edge will inhibit the state machine. TX_PE envelopes the
transmit data.
TXD
3
I
TXD is an input, used to transfer serial Data or Preamble/Header information bits from the
MAC or network processor to the HFA3824A. The data is received serially with the LSB
first. The data is clocked in the HFA3824A at the falling edge of TXCLK.
TXCLK
4
O
TXCLK is a clock output used to receive the data on the TXD from the MAC or network
processor to the HFA3824A, synchronously. Transmit data on the TXD bus is clocked into
the HFA3824A on the falling edge. The clocking edge is also programmable to be on either
phase of the clock. The rate of the clock will be depending upon the modulation type and
data rate that is programmed in the signalling field of the header.
TX_RDY
5
O
When the HFA3824A is configured to generate the preamble and Header information in-
ternally, TX_RDY is an output to the external network processor indicating that Preamble
and Header information has been generated and that the HFA3824A is ready to receive
the data packet from the network processor over the TXD serial bus. The TX_RDY returns
to the inactive state when the TX_PE goes inactive indicating the end of the data transmis-
sion. TX_RDY is an active high signal. This signal is meaningful only when the HFA3824A
generates its own preamble.
CCA
32
O
Clear Channel Assessment (CCA) is an output used to signal that the channel is clear to
transmit. The CCA algorithm is user programmable and makes its decision as a function
of RSSI, Energy detect (ED), and Carrier Sense (CRS). The CCA algorithm and its pro-
grammable features are described in the data sheet.
Logic 0 = Channel is clear to transmit.
Logic 1 = Channel is NOT clear to transmit (busy).
This polarity is programmable and can be inverted.
RXD
35
O
RXD is an output to the external network processor transferring demodulated Header in-
formation and data in a serial format. The data is sent serially with the LSB first. The data
is frame aligned with MD_RDY.
RXCLK
36
O
RXCLK is the clock output bit clock. This clock is used to transfer Header information and
data through the RXD serial bus to the network processor. This clock reflects the bit rate
in use. RXCLK will be held to a logic “0” state during the acquisition process. RXCLK be-
comes active when the HFA3824A enters in the data mode. This occurs once bit sync is
declared and a valid signal quality estimate is made, when comparing the programmed sig-
nal quality thresholds.
HFA3824A
相关PDF资料 |
PDF描述 |
|---|---|
| HFA3842B | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842BIN | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842BIN-TK | PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842IN96 | Wireless LAN Medium Access Controller |
| HFA3842 | Wireless LAN Medium Access Controller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HFA3824AIV | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
| HFA3824AIV WAF | 制造商:Harris Corporation 功能描述: |
| HFA3824AIV96 | 制造商:Rochester Electronics LLC 功能描述:BASEBAND PROCESSOR - Bulk |
| HFA3824EVAL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HFA3824IV | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。