参数资料
型号: IDT82V3288
厂商: Integrated Device Technology, Inc.
英文描述: WAN PLL
中文描述: 广域网锁相环
文件页数: 66/170页
文件大小: 1053K
代理商: IDT82V3288
IDT82V3288
WAN PLL
Programming Information
66
June 22, 2006
5B
PHASE_LOSS_FINE_LIMIT_CNFG -
Phase Loss Fine Detector Limit Con-
figuration *
T0_HOLDOVER_MODE_CNFG - T0
DPLL Holdover Mode Configuration
T0_HOLDOVER_FREQ[7:0]_CNFG -
T0 DPLL Holdover Frequency Config-
uration 1
T0_HOLDOVER_FREQ[15:8]_CNFG
- T0 DPLL Holdover Frequency Con-
figuration 2
T0_HOLDOVER_FREQ[23:16]_CNFG
- T0 DPLL Holdover Frequency Con-
figuration 3
T4_DPLL_APLL_PATH_CNFG - T4
DPLL & APLL Path Configuration
T4_DPLL_LOCKED_BW_DAMPING_
CNFG - T4 DPLL Locked Bandwidth &
Damping Factor Configuration
CURRENT_DPLL_FREQ[7:0]_STS -
DPLL Current Frequency Status 1 *
CURRENT_DPLL_FREQ[15:8]_STS -
DPLL Current Frequency Status 2 *
CURRENT_DPLL_FREQ[23:16]_STS
- DPLL Current Frequency Status 3 *
DPLL_FREQ_SOFT_LIMIT_CNFG -
DPLL Soft Limit Configuration
DPLL_FREQ_HARD_LIMIT[7:0]_CNF
G - DPLL Hard Limit Configuration 1
DPLL_FREQ_HARD_LIMIT[15:8]_CN
FG - DPLL Hard Limit Configuration 2
CURRENT_DPLL_PHASE[7:0]_STS -
DPLL Current Phase Status 1 *
CURRENT_DPLL_PHASE[15:8]_STS
- DPLL Current Phase Status 2 *
T0_T4_APLL_BW_CNFG - T0 / T4
APLL Bandwidth Configuration
FINE_PH_
LOS_LIMT
_EN
MAN_HOL
DOVER
FAST_LOS
_SW
-
-
-
PH_LOS_FINE_LIMT[2:0]
P 130
5C
AUTO_AV
G
FAST_AVG
READ_AV
G
TEMP_HOLDOVER_M
ODE[1:0]
-
-
P 131
5D
T0_HOLDOVER_FREQ[7:0]
P 131
5E
T0_HOLDOVER_FREQ[15:8]
P 132
5F
T0_HOLDOVER_FREQ[23:16]
P 132
60
T4_APLL_PATH[3:0]
T4_GSM_GPS_16E1_1
6T1_SEL[1:0]
T4_12E1_24T1_E3_T3
_SEL[1:0]
P 133
61
T4_DPLL_LOCKED_DAMPING[2:0]
-
-
-
T4_DPLL_LOCKED_B
W[1:0]
P 134
62
CURRENT_DPLL_FREQ[7:0]
P 134
63
CURRENT_DPLL_FREQ[15:8]
P 134
64
CURRENT_DPLL_FREQ[23:16]
P 135
65
FREQ_LIM
T_PH_LOS
DPLL_FREQ_SOFT_LIMT[6:0]
P 135
66
DPLL_FREQ_HARD_LIMT[7:0]
P 135
67
DPLL_FREQ_HARD_LIMT[15:8]
P 136
68
CURRENT_PH_DATA[7:0]
P 136
69
CURRENT_PH_DATA[15:8]
P 136
6A
-
-
T0_APLL_BW[1:0]
-
-
T4_APLL_BW[1:0]
P 137
Output Configuration Registers
6B
OUT1_FREQ_CNFG - Output Clock 1
Frequency Configuration
OUT2_FREQ_CNFG - Output Clock 2
Frequency Configuration
OUT3_FREQ_CNFG - Output Clock 3
Frequency Configuration
OUT4_FREQ_CNFG - Output Clock 4
Frequency Configuration
OUT5_FREQ_CNFG - Output Clock 5
Frequency Configuration
OUT6_FREQ_CNFG - Output Clock 6
Frequency Configuration
OUT1_PATH_SEL[3:0]
OUT1_DIVIDER[3:0]
P 138
6C
OUT2_PATH_SEL[3:0]
OUT2_DIVIDER[3:0]
P 139
6D
OUT3_PATH_SEL[3:0]
OUT3_DIVIDER[3:0]
P 140
6E
OUT4_PATH_SEL[3:0]
OUT4_DIVIDER[3:0]
P 141
6F
OUT5_PATH_SEL[3:0]
OUT5_DIVIDER[3:0]
P 142
70
OUT6_PATH_SEL[3:0]
OUT6_DIVIDER[3:0]
P 143
Table 43: Register List and Map (Continued)
Address
(Hex)
Register Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reference
Page
相关PDF资料
PDF描述
IDT82V3288BC WAN PLL
IDT82V3288BCG WAN PLL
IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IDT85304 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
IDT88P8344 SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
相关代理商/技术参数
参数描述
IDT82V3288BC 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL
IDT82V3288BCG 功能描述:IC PLL WAN 3E STRATUM 2 208CABGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3352 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3355 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SYNCHRONOUS ETHERNET WAN PLL
IDT82V3355DKG 功能描述:IC PLL WAN SYNC ETH 64-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT