参数资料
型号: IP-NCO
厂商: Altera
文件页数: 31/54页
文件大小: 0K
描述: IP NCO COMPILER
标准包装: 1
系列: *
类型: MegaCore
功能: 数控振荡器编译器
许可证: 初始许可证
Chapter 3: Parameter Settings
Parameter Descriptions
Table 3–2. NCO MegaCore Function Implementation Page (Part 2 of 2)
3–9
Parameter
Device Family Target
Number of Channels
Number of Bands
CORDIC Implementation
Multiplier-Based Architecture
Clock Cycles Per Output
Value
Stratix IV, Stratix III,
Stratix II, Stratix II GX,
Arria GX, Stratix,
Stratix GX, Cyclone III,
Cyclone II, Cyclone
1–8, Default = 1
1–16, Default = 1
Parallel, Serial
Logic Elements,
Dedicated Multipliers
1, 2, Default = 1
Description
Displays the target device family. The target device family is
preselected by the value specified in the Quartus II or DSP Builder
software. The HDL that is generated for your MegaCore function
variation may be incorrect if you change the device family target in
IP Toolbench.
Select the number of channels when you want to implement a
multi-channel NCO.
Select a number of bands greater than 1 to enable frequency
hopping. Frequency hopping is not supported in the serial CORDIC
architecture.
When the CORDIC generation algorithm is selected on the
Parameters page, you can select a parallel (one output per clock
cycle) or serial (one output per 18 clock cycles) implementation.
When the multiplier-based algorithm is selected on the Parameters
page, you can select logic elements or dedicated multipliers and
select the number of clock cycles per output. This option is not
available if you target the Cyclone device family.
When the multiplier-based algorithm is selected on the Parameters
page, you can select 1 or 2 clock cycles per output.
Table 3–3 shows the parameters that are displayed in the Resource Estimate page.
Table 3–3. NCO MegaCore Function Resource Estimate Page
Parameter
Description
Number of ALUTs/LEs
Number of Memory Bits
Displays the number of adaptive look-up tables or logic elements.
Displays the number of memory bits.
(1)
Number of M9Ks/M4Ks
Number of 9-bit DSP Elements
Displays the number of M20K, M9K, or M4K RAM blocks.
Displays the number of 9-bit DSP elements.
(2)
Notes to Table 3–3 :
(1) Stratix GX, Stratix, Cyclone III, Cyclone II and Cyclone devices use LEs; all other devices use ALUTs.
(2) Stratix V devices use M20K RAM blocks; Stratix IV, Stratix III, and Cyclone III devices use M9K RAM blocks; all other devices use M4K blocks.
November 2013
Altera Corporation
NCO MegaCore Function
User Guide
相关PDF资料
PDF描述
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
相关代理商/技术参数
参数描述
IP-NIOS 功能描述:开发软件 Nios II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPO-002-VSF-LF 制造商:PROXISTOR AB ELECTRONIC 功能描述:PROXIMITY SWITCH, PNP; Sensor Input:Inductive; Sensing Range Max:2mm; Supply Voltage DC Min:10V; Supply Voltage DC Max:30V; SVHC:No SVHC (19-Dec-2012); External Depth:10.5mm; External Length / Height:16.5mm; External Width:30mm;
IPOD TOUCH4-C-B 制造商:Distributed By MCM 功能描述:Apple® iPod Black Touch 4th Gen Digitizer + Glass 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER BLACK
IPOD TOUCH4-C-W 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER WHITE 制造商:Distributed By MCM 功能描述:Apple® iPod White Touch 4th Gen Digitizer + Glass
IPP015N04N G 功能描述:MOSFET OptiMOS 3 PWR TRANST 40V 120A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube