参数资料
型号: IP-NCO
厂商: Altera
文件页数: 48/54页
文件大小: 0K
描述: IP NCO COMPILER
标准包装: 1
系列: *
类型: MegaCore
功能: 数控振荡器编译器
许可证: 初始许可证
A–2
Appendix A: Example Multichannel Design
Multichannel Design
1. Browse to the appropriate example design directory. There is a choice between
VHDL and Verilog HDL files.
2. Create a new Quartus II project in the example design directory.
3. Add the Verilog HDL or VHDL files to the project and specify the top level entity
to be multichannel_example .
4. On the Tools menu, click MegaWizard Plug-In Manager . In the MegaWizard
Plug-In Manager dialog box, select Edit an existing custom megafunction
variation and select the nco.vhd file with Megafunction name NCO v10.1 .
5. Click Next to display IP Toolbench, Click Parameterize to review the parameters,
then click Generate .
6. Open ModelSim, and change the directory to the appropriate multiple channel
example design verilog or vhdl directory.
7. Select TCL > Execute Macro from the Tools menu in ModelSim. Select the
multichannel_example_ver_msim.tcl script for the Verilog HDL design or the
multichannel_example_vhdl_msim.tcl script for the VHDL design.
8. Observe the behavior of the design in the ModelSim Wave window.
The oscillator meets the following specifications:
SFDR: 110 dB
Output Sample Rate: 200 MSPS (50 MSPS per channel)
Output Frequency: 5MHz, 2MHz, 1MHz, 500KHz
Output Phase: 0, ? /4, ? /2, ?
Frequency Resolution: 0.047 Hz
The design operates with a 200MHz clock rate and the number of channels option set
to 4. This means that the resulting waveforms have an output sample-rate of f clk /4.
Therefore, the maximum output clock frequency is 50MHz. In this case, the output
signal would have only one sample for a cycle. Figure A–2 shows the timing
relationship between Avalon-ST signals, a generated multiplexed signal stream and
de-multiplexed signal streams.
Figure A–2. Multi-Channel NCO Output Signals
clk
v alid
sin_o
A0
B0
C0
D0
A1
B1
C1
D1
A2
B2
C2
D2
startofpacket
endofpacket
sin_ch0
sin_ch1
sin_ch2
sin_ch3
NCO MegaCore Function
User Guide
A0
B0
C0
D0
A1
B1
C1
D1
November 2013 Altera Corporation
相关PDF资料
PDF描述
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
IP-RIOPHY IP RAPID I/O
相关代理商/技术参数
参数描述
IP-NIOS 功能描述:开发软件 Nios II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPO-002-VSF-LF 制造商:PROXISTOR AB ELECTRONIC 功能描述:PROXIMITY SWITCH, PNP; Sensor Input:Inductive; Sensing Range Max:2mm; Supply Voltage DC Min:10V; Supply Voltage DC Max:30V; SVHC:No SVHC (19-Dec-2012); External Depth:10.5mm; External Length / Height:16.5mm; External Width:30mm;
IPOD TOUCH4-C-B 制造商:Distributed By MCM 功能描述:Apple® iPod Black Touch 4th Gen Digitizer + Glass 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER BLACK
IPOD TOUCH4-C-W 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER WHITE 制造商:Distributed By MCM 功能描述:Apple® iPod White Touch 4th Gen Digitizer + Glass
IPP015N04N G 功能描述:MOSFET OptiMOS 3 PWR TRANST 40V 120A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube