参数资料
| 型号： | IP-NCO |
| 厂商： | Altera |
| 文件页数： | 47/54页 |
| 文件大小： | 0K |
| 描述： | IP NCO COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 数控振荡器编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页
A. Exa mple Multichannel Design
Multichannel Design
Often in a system where the clock frequency of the design is much higher than the
sampling frequency, it is possible to time share some of the hardware.
Consider a system with a clock frequency of 200 MHz and a sampling rate of 50 MSPS
(Megasamples per second). You can actually generate four complex sinusoids using a
single instance of the NCO MegaCore function. This example design demonstrates
how you can achieve this using the multi-channel feature.
Example design 3 generates four multiplexed and de-multiplexed streams of complex
sinusoids, which can be used in a digital up or down converter design ( Figure A–1 ).
Figure A–1. Multi-Channel NCO Example Design
A v alon-Streaming
Counter
out_ v alid
fsin_o
v alid
fsin_o
fcos_o
phi_ch0
phi_ch1
phi_inc_i
fcos_o
startofpacket
endofpacket
phi_ch2
phi_ch3
fmod_ch0
NCO
sin_ch0
sin_ch1
fmod_ch1
fmod_ch2
fmod_ch3
re q _mode_i
sin_ch2
sin_ch3
cos_ch0
pmod_ch0
pmod_ch1
pmod_ch2
pmod_ch3
phase_mod_i
cos_ch1
cos_ch2
cos_ch3
Counter
The design also generates five output signals ( valid , startofpacket , endfopacket ,
fsin_o and fcos_o ) that are used by the Avalon-ST interface as shown in Figure A–1 .
There are separate top-level design files (named multichannel_example.v and
multichannel_example.vhd ) for Verilog HDL and VHDL in the directories:
< IP install path >\nco\example_designs\multi_channel\verilog
< IP install path >\nco\example_designs\multi_channel\vhdl
To open the multichannel example design perform the following steps:
November 2013
Altera Corporation
NCO MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
| IP-RIOPHY | IP RAPID I/O |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-NIOS | 功能描述:开发软件 Nios II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPO-002-VSF-LF | 制造商:PROXISTOR AB ELECTRONIC 功能描述:PROXIMITY SWITCH, PNP; Sensor Input:Inductive; Sensing Range Max:2mm; Supply Voltage DC Min:10V; Supply Voltage DC Max:30V; SVHC:No SVHC (19-Dec-2012); External Depth:10.5mm; External Length / Height:16.5mm; External Width:30mm; |
| IPOD TOUCH4-C-B | 制造商:Distributed By MCM 功能描述:Apple® iPod Black Touch 4th Gen Digitizer + Glass 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER BLACK |
| IPOD TOUCH4-C-W | 制造商:Distributed By MCM 功能描述:APPLE IPOD TOUCH DIGITIZER WHITE 制造商:Distributed By MCM 功能描述:Apple® iPod White Touch 4th Gen Digitizer + Glass |
| IPP015N04N G | 功能描述:MOSFET OptiMOS 3 PWR TRANST 40V 120A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。