- 您现在的位置：买卖IC网 > Datasheet目录331 > IPT-C2H-NIOS (Altera)C2H COMPILER FOR NIOS II Datasheet资料下载
参数资料
| 型号： | IPT-C2H-NIOS |
| 厂商： | Altera |
| 文件页数： | 3/138页 |
| 文件大小： | 0K |
| 描述： | C2H COMPILER FOR NIOS II |
| 标准包装： | 1 |
| 系列： | Nios®II |
| 类型： | Nios II |
| 功能： | C 到硬件编译器 |
| 许可证： | 初始许可证 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页
Contents
Chapter 1. Introduction to the C2H Compiler
User Guide Overview ........................................................................................................................... 1–1
Target Audience ..................................................................................................................................... 1–2
Introduction ............................................................................................................................................ 1–2
Features .............................................................................................................................................. 1–2
Design Abstraction and the Rise of C for FPGAs ........................................................................ 1–3
What to Expect From the C2H Compiler ...................................................................................... 1–5
C2H Support in Nios II Tool Flows ............................................................................................... 1–6
C2H Compiler Concepts ....................................................................................................................... 1–6
Simplicity and Ease of Use .............................................................................................................. 1–6
Rapid Design Iteration to Find Optimal Partitioning of Hardware and Software ................. 1–7
Accelerate Performance-Critical Sections of Code ...................................................................... 1–7
The C2H Compiler Operates at the Function Level .................................................................... 1–8
System Architecture ......................................................................................................................... 1–9
Generation of a Hardware Accelerator ....................................................................................... 1–10
One-to-One Mapping From C Syntax to Hardware Structure ................................................ 1–11
Performance Depends on Memory Access Time ....................................................................... 1–12
C Code Appropriate for Hardware Acceleration ........................................................................... 1–13
Ideal Acceleration Candidates ...................................................................................................... 1–13
Poor Acceleration Candidates ...................................................................................................... 1–14
Understanding Code to Find Opportunities for Acceleration ................................................. 1–15
Next Steps ............................................................................................................................................. 1–16
Chapter 2. Getting Started Tutorial
Introduction ............................................................................................................................................ 2–1
C2H Compiler Design Flow ................................................................................................................. 2–1
Starting Point for the C2H Compiler Design Flow ..................................................................... 2–1
Typical Design Flow .............................................................................................................................. 2–2
Software Requirements ................................................................................................................... 2–2
OpenCore Plus Evaluation .............................................................................................................. 2–3
Tutorial .................................................................................................................................................... 2–4
Tutorial Design ................................................................................................................................. 2–4
Set up the Hardware for the Project .............................................................................................. 2–5
Create the Software Project ............................................................................................................. 2–6
Run the Project as Software Only .................................................................................................. 2–7
Create and Configure a Hardware Accelerator ........................................................................... 2–8
Rebuild the Project ......................................................................................................................... 2–10
Observe Results in the Report File ............................................................................................... 2–11
Observe the Accelerator in SOPC Builder .................................................................................. 2–14
Run the Project with the Accelerator ........................................................................................... 2–14
Remove the Accelerator ................................................................................................................ 2–15
Altera Corporation
9.1
iii
相关PDF资料 |
PDF描述 |
|---|---|
| IPTR-DSPBUILDER | DSP BUILDER SOFTWARE |
| IR11662SPBF | IC CNTROL SMART RECTIFIER 8-SOIC |
| IR1166STRPBF | IC MOSFET DRIVER N-CH 200V 8SOIC |
| IR11672ASPBF | IC MOSFET DRIVER 200V 8-SOIC |
| IR1167ASTRPBF | IC SMART SECONDARY DRIVER 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPT-DSPBUILDER | 功能描述:开发软件 DSP Builder MATLAB SIMULINK RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPTE-75GF-1000-70D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IPTG06A18-11SZC | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector with Backshell to Accommodate |
| IPTG06A18-11SZCPH16 | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector |
| IPTG06A18-11SZCPHM18 | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector |
发布紧急采购，3分钟左右您将得到回复。