- 您现在的位置：买卖IC网 > Datasheet目录331 > IPT-C2H-NIOS (Altera)C2H COMPILER FOR NIOS II Datasheet资料下载
参数资料
| 型号： | IPT-C2H-NIOS |
| 厂商： | Altera |
| 文件页数： | 4/138页 |
| 文件大小： | 0K |
| 描述： | C2H COMPILER FOR NIOS II |
| 标准包装： | 1 |
| 系列： | Nios®II |
| 类型： | Nios II |
| 功能： | C 到硬件编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页
Contents
Next Steps ............................................................................................................................................. 2–16
Chapter 3. C-to-Hardware Mapping Reference
One-to-One C-to-Hardware Mapping ................................................................................................ 3–1
Arithmetic and Logical Operators ................................................................................................. 3–1
Assignments ...................................................................................................................................... 3–2
Iteration Statements ......................................................................................................................... 3–5
Selection Statements ......................................................................................................................... 3–6
Subfunction Calls ........................................................................................................................... 3–11
Macros and Preprocessing Directives ......................................................................................... 3–13
Variable Declarations .......................................................................................................................... 3–13
Local vs. Non-Local Variables ...................................................................................................... 3–13
Scalar Variables ............................................................................................................................... 3–14
Memory Accesses ................................................................................................................................ 3–15
Indirection Operator (Pointer Dereference) ............................................................................... 3–16
Avalon-MM Master Port Signal Generation .............................................................................. 3–20
Array Subscript Operator .............................................................................................................. 3–26
Structure and Union Operators .................................................................................................... 3–28
Scheduling ............................................................................................................................................ 3–30
Scheduling Concepts for Hardware Accelerators ..................................................................... 3–30
Pointer Aliasing .............................................................................................................................. 3–32
Read Operations with Latency ..................................................................................................... 3–37
Stalling ............................................................................................................................................. 3–39
Loop Pipelining .............................................................................................................................. 3–42
Subfunction Pipelining .................................................................................................................. 3–49
Resource Sharing ................................................................................................................................. 3–51
Chapter 4. Understanding the C2H View
Introduction ............................................................................................................................................ 4–1
Overview ................................................................................................................................................. 4–1
Generation/Compilation Configurations ..................................................................................... 4–1
Resources ................................................................................................................................................ 4–3
Avalon-MM Master Port Resources .............................................................................................. 4–6
Mathematical Operator Resources ................................................................................................. 4–8
Performance .......................................................................................................................................... 4–10
Source Line Number ...................................................................................................................... 4–10
Loop Latency ................................................................................................................................... 4–11
Cycles Per Loop Iteration (CPLI) ................................................................................................. 4–11
Scheduling Information ................................................................................................................. 4–14
Further Reading ................................................................................................................................... 4–19
Chapter 5. Accelerating Code Using the Nios II Software Build Tools Command Line
Creating an Accelerator from the Command Line ........................................................................... 5–1
C2H Performance Metrics .................................................................................................................... 5–2
Chapter 6. Pragma Reference
Introduction ............................................................................................................................................ 6–1
iv
Nios II C2H Compiler User Guide
9.1
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IPTR-DSPBUILDER | DSP BUILDER SOFTWARE |
| IR11662SPBF | IC CNTROL SMART RECTIFIER 8-SOIC |
| IR1166STRPBF | IC MOSFET DRIVER N-CH 200V 8SOIC |
| IR11672ASPBF | IC MOSFET DRIVER 200V 8-SOIC |
| IR1167ASTRPBF | IC SMART SECONDARY DRIVER 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPT-DSPBUILDER | 功能描述:开发软件 DSP Builder MATLAB SIMULINK RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPTE-75GF-1000-70D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| IPTG06A18-11SZC | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector with Backshell to Accommodate |
| IPTG06A18-11SZCPH16 | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector |
| IPTG06A18-11SZCPHM18 | 制造商:GLENAIR 制造商全称:Glenair, Inc. 功能描述:Straight Plug Connector |
发布紧急采购，3分钟左右您将得到回复。