- 您现在的位置：买卖IC网 > PDF目录299228 > IS61VPD10018-200BI (INTEGRATED SILICON SOLUTION INC) 1M X 18 CACHE SRAM, 3.1 ns, PBGA119 PDF资料下载
参数资料
| 型号： | IS61VPD10018-200BI |
| 厂商： | INTEGRATED SILICON SOLUTION INC |
| 元件分类： | SRAM |
| 英文描述： | 1M X 18 CACHE SRAM, 3.1 ns, PBGA119 |
| 封装： | PLASTIC, BGA-119 |
| 文件页数： | 9/24页 |
| 文件大小： | 168K |
| 代理商： | IS61VPD10018-200BI |
Integrated Silicon Solution, Inc. — 1-800-379-4774
17
ADVANCE INFORMATION
Rev. 00B
09/25/01
IS61VPD51232 IS61VPD51236 IS61VPD10018
ISSI
TEST DATA OUT (TDO)
The TDO output pin is used to serially clock data-out from
the registers. The output is active depending on the
current state of the TAP state machine (see TAP Controller
State Diagram). The output changes on the falling edge of
TCK and TDO is connected to the Least Significant Bit
(LSB) of any register.
PERFORMING A TAP RESET
A Reset is performed by forcing TMS HIGH (VCC) for five
rising edges of TCK. RESET may be performed while the
SRAM is operating and does not affect its operation. At
power-up, the TAP is internally reset to ensure that TDO
comes up in a high-Z state.
TAP REGISTERS
Registers are connected between the TDI and TDO pins
and allow data to be scanned into and out of the SRAM test
circuitry. Only one register can be selected at a time
through the instruction registers. Data is serially loaded
into the TDI pin on the rising edge of TCK and output on the
TDO pin on the falling edge of TCK.
Instruction Register
Three-bit instructions can be serially loaded into the
instruction register. This register is loaded when it is
placed between the TDI and TDO pins. (See TAP Controller
Block Diagram) At power-up, the instruction register is
loaded with the IDCODE instruction. It is also loaded with
the IDCODE instruction if the controller is placed in a reset
state as previously described.
When the TAP controller is in the CaptureIR state, the two
least significant bits are loaded with a binary “01” pattern
to allow for fault isolation of the board level serial test path.
Bypass Register
To save time when serially shifting data through registers,
it is sometimes advantageous to skip certain states. The
bypass register is a single-bit register that can be placed
between TDI and TDO pins. This allows data to be shifted
through the SRAM with minimal delay. The bypass register
is set LOW (GND) when the BYPASS instruction is
executed.
Boundary Scan Register
The boundary scan register is connected to all input and
output pins on the SRAM. Several no connect (NC) pins are
also included in the scan register to reserve pins for higher
density devices. The x36 configuration has a 70-bit-long
register and the x18 configuration has a 51-bit-long
register. The boundary scan register is loaded with the
contents of the RAM Input and Output ring when the TAP
controller is in the Capture-DR state and then placed
between the TDI and TDO pins when the controller is moved
to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD
and SAMPLE Z instructions can be used to capture the
contents of the Input and Output ring.
The Boundary Scan Order tables show the order in which
the bits are connected. Each bit corresponds to one of the
bumps on the SRAM package. The MSB of the register is
connected to TDI, and the LSB is connected to TDO.
Identification (ID) Register
The ID register is loaded with a vendor-specific, 32-bit
code during the Capture-DR state when the IDCODE
command is loaded to the instruction register. The IDCODE
is hardwired into the SRAM and can be shifted out when
the TAP controller is in the Shift-DR state. The ID register
has vendor code and other information described in the
Identification Register Definitions table.
Scan Register Sizes
Register Name
Bit Size (x18)
Bit Size (x36)
Instruction
3
Bypass
1
ID
32
Boundary Scan
51
70
IDENTIFICATION REGISTER DEFINITIONS
Instruction Field
Description
512K x 36
1M x 18
Revision Number (31:28)
Reserved for version number.
xxxx
Device Depth (27:23)
Defines depth of SRAM. 512K or 1M
00111
01000
Device Width (22:18)
Defines with of the SRAM. x36 or x18
00100
00011
ISSI Device ID (17:12)
Reserved for future use.
xxxxx
ISSI JEDEC ID (11:1)
Allows unique identification of SRAM vendor.
00011010101
ID Register Presence (0)
Indicate the presence of an ID register.
1
相关PDF资料 |
PDF描述 |
|---|---|
| IS62VV51216LL-70MI | 512K X 16 STANDARD SRAM, 70 ns, PBGA48 |
| IS63LV1024-10K | 128K X 8 STANDARD SRAM, 10 ns, PDSO32 |
| IS63LV1024-8KL | 128K X 8 STANDARD SRAM, 8 ns, PDSO32 |
| IS63LV1024L-8TI | 128K X 8 STANDARD SRAM, 8 ns, PDSO32 |
| IS80C31-20W | 8-BIT, 20 MHz, MICROCONTROLLER, PDIP40 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS61VPD102418A-200B3 | 功能描述:静态随机存取存储器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,2.5V I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| IS61VPD102418A-200B3I | 功能描述:静态随机存取存储器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,2.5V I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| IS61VPD102418A-200B3I-TR | 功能描述:静态随机存取存储器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,2.5V I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| IS61VPD102418A-200B3-TR | 功能描述:静态随机存取存储器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,2.5V I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
| IS61VPD102418A-200TQI | 功能描述:静态随机存取存储器 18Mb,Pipeline,Sync,1Mb x 18,200MHz,2.5V I/O,100 Pin TQFP RoHS:否 制造商:Cypress Semiconductor 存储容量:16 Mbit 组织:1 M x 16 访问时间:55 ns 电源电压-最大:3.6 V 电源电压-最小:2.2 V 最大工作电流:22 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:TSOP-48 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。