参数资料
型号: ISL6312IRZ
厂商: Intersil
文件页数: 20/35页
文件大小: 0K
描述: IC CTRLR PWM 4PHASE BUCK 48-QFN
标准包装: 43
应用: 控制器,Intel VR10、VR11、AMD CPU
输入电压: 5 V ~ 12 V
输出数: 1
输出电压: 0.38 V ~ 1.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘
供应商设备封装: 48-QFN(7x7)
包装: 管件
ISL6312
a new code is established and it remains stable for 3
FB
consecutive readings (1ms to 1.33ms), the ISL6312
V OFS
-
+
R FB
VDIFF
I OFS
1:1
CURRENT
MIRROR
E/A
REF
recognizes the new code and changes the internal DAC
reference directly to the new level. The Intel processor
controls the VID transitions and is responsible for
incrementing or decrementing one VID step at a time. In
VR10 and VR11 settings, the ISL6312 will immediately
change the internal DAC reference to the new requested
VCC
I OFS
value as soon as the request is validated, which means the
fastest recommended rate at which a bit change can occur is
once every 2ms. In cases where the reference step is too
large, the sudden change can trigger overcurrent or
overvoltage events.
R OFS
OFS
ISL6312
-
1.6V
+
VCC
In order to ensure the smooth transition of output voltage
during a VR10 or VR11 VID change, a VID step change
smoothing network is required. This network is composed of
an internal 1k Ω resistor between the DAC and the REF pin,
and the external capacitor CREF, between the REF pin and
ground. The selection of CREF is based on the time duration
FIGURE 7. POSITIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
for 1 bit VID change and the allowable delay time.
Assuming the microprocessor controls the VID change at 1
+
V OFS
-
FB
R FB
I OFS
E/A
bit every TVID, the relationship between CREF and TVID is
given by Equation 14.
C REF = 0.001 ( S ) ? T VID (EQ. 14)
VDIFF
VCC
REF
As an example, for a VID step change rate of 5ms per bit,
the value of CREF is 5600pF based on Equation 14.
AMD DYNAMIC VID TRANSITIONS
1:1
CURRENT
MIRROR
I OFS
+
When running in AMD 5-bit or 6-bit modes of operation, the
ISL6312 responds differently to a dynamic VID change then
when in Intel VR10 or VR11 mode. In the AMD modes the
ISL6312 still checks the VID inputs on the positive edge of
an internal 3MHz clock. In these modes the VID code can be
changed by more than a 1-bit step at a time. If a new code is
R OFS
OFS
ISL6312
-
0.4V
established and it remains stable for 3 consecutive readings
(1ms to 1.33ms), the ISL6312 recognizes the change and
begins slewing the DAC in 6.25mV steps at a stepping
frequency of 330kHz until the VID and DAC are equal. Thus,
GND
FIGURE 8. NEGATIVE OFFSET OUTPUT VOLTAGE
GND
the total time required for a VID change, tDVID, is dependent
only on the size of the VID change (DVVID).
PROGRAMMING
Dynamic VID
Modern microprocessors need to make changes to their core
The time required for a ISL6312-based converter in AMD
5-bit DAC configuration to make a 1.1V to 1.5V reference
voltage change is about 194ms, as calculated using
t DVID = -------------------------- ? ? --------------------- ?
3 ? 0.00625 ?
voltage as part of normal operation. They direct the ISL6312 to
do this by making changes to the VID inputs. The ISL6312 is
required to monitor the DAC inputs and respond to on-the-fly
VID changes in a controlled manner, supervising a safe output
Equation 15.
330 × 10
1 Δ V VID
(EQ. 15)
voltage transition without discontinuity or disruption. The DAC
mode the ISL6312 is operating in determines how the controller
responds to a dynamic VID change.
INTEL DYNAMIC VID TRANSITIONS
When in Intel VR10 or VR11 mode the ISL6312 checks the
VID inputs on the positive edge of an internal 3MHz clock. If
20
In order to ensure the smooth transition of output voltage
during an AMD VID change, a VID step change smoothing
network is required. This network is composed of an internal
1k Ω resistor between the DAC and the REF pin, and the
external capacitor C REF , between the REF pin and ground.
For AMD VID transitions C REF should be a 1000pF
capacitor.
FN9289.6
February 1, 2011
相关PDF资料
PDF描述
315MXC680MEFCSN30X50 CAP ALUM 680UF 315V 20% SNAP-IN
HMC17DRAS-S734 CONN EDGECARD 34POS .100 R/A PCB
HSC13DRAI-S734 CONN EDGECARD 26POS .100 R/A PCB
GMC22DRXS-S734 CONN EDGECARD 44POS DIP .100 SLD
350MXC560MEFCSN35X40 CAP ALUM 560UF 350V 20% SNAP-IN
相关代理商/技术参数
参数描述
ISL6312IRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6313BCRZ 功能描述:IC CTRLR PWM BUCK 2PHASE 36-TQFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BCRZ-T 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BIRZ 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BIRZ-T 功能描述:IC CTRLR PWM BUCK 2PHASE 36-TQFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件