参数资料
型号: ISL6312IRZ
厂商: Intersil
文件页数: 24/35页
文件大小: 0K
描述: IC CTRLR PWM 4PHASE BUCK 48-QFN
标准包装: 43
应用: 控制器,Intel VR10、VR11、AMD CPU
输入电压: 5 V ~ 12 V
输出数: 1
输出电压: 0.38 V ~ 1.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘
供应商设备封装: 48-QFN(7x7)
包装: 管件
ISL6312
Fault Monitoring and Protection
The ISL6312 actively monitors output voltage and current to
detect fault conditions. Fault monitors trigger protective
measures to prevent damage to a microprocessor load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 14
outlines the interaction between the fault monitors and the
power good signal.
Overvoltage Protection
The ISL6312 constantly monitors the sensed output voltage
on the VDIFF pin to detect if an overvoltage event occurs.
When the output voltage rises above the OVP trip level
actions are taken by the ISL6312 to protect the
microprocessor load. The overvoltage protection trip level
changes depending on what mode of operation the controller
is in and what state the OVPSEL and VRSEL pins are in.
Tables 6 and 7 list what the OVP trip levels are under all
conditions.
-
+
VRSEL
OVPSEL
VDAC
+175mV,
+250mV,
+350mV
V OVP
- 170μA
OCL
+ I 1
REPEAT FOR
EACH CHANNEL
125μA
OCP
I AVG
SOFT-START, FAULT
AND CONTROL LOGIC
At the inception of an overvoltage event, LGATE1, LGATE2
and LGATE3 are commanded high, PWM4 is commanded
low, and the PGOOD signal is driven low. This turns on the
all of the lower MOSFETs and pulls the output voltage below
a level that might cause damage to the load. The LGATE
outputs remain high and PWM4 remains low until VDIFF falls
100mV below the OVP threshold that tripped the overvoltage
protection circuitry. The ISL6312 will continue to protect the
load in this fashion as long as the overvoltage condition
recurs. Once an overvoltage condition ends the ISL6312
latches off, and must be reset by toggling EN, or through
POR, before a soft-start can be reinitiated.
TABLE 6. INTEL VR10 AND VR11 OVP THRESHOLDS
VSEN
RGND
+
-
x1
-
+
-
+
OV
UV
PGOOD
MODE OF
OPERATION
Soft-Start
(TD1 and TD2)
Soft-Start
(TD3 and TD4)
OVPSEL PIN OPEN
OR TIED TO GND
1.280V and
VDAC + 175mV
(higher of the two)
VDAC + 175mV
OVPSEL PIN TIED
TO VCC
1.280V and
VDAC + 350mV
(higher of the two)
VDAC + 350mV
VDIFF
Normal Operation
VDAC + 175mV
VDAC + 350mV
0.60 x DAC
ISL6312 INTERNAL CIRCUITRY
TABLE 7. AMD OVP THRESHOLDS
FIGURE 14. POWER GOOD AND PROTECTION CIRCUITRY
Power Good Signal
The power good pin (PGOOD) is an open-drain logic output
that signals whether or not the ISL6312 is regulating the
output voltage within the proper levels, and whether any fault
conditions exist. This pin should be tied to a +5V source
MODE OF
OPERATION
Soft-Start
Normal Operation
OVPSEL PIN OPEN
OR TIED TO GND
2.200V and
VDAC + 250mV
(higher of the two)
VDAC + 250mV
OVPSEL PIN TIED
TO VCC
2.200V and
VDAC + 350mV
(higher of the two)
VDAC + 350mV
through a resistor.
During shutdown and soft-start PGOOD pulls low and
releases high after a successful soft-start and the output
voltage is operating between the undervoltage and
overvoltage limits. PGOOD transitions low when an
undervoltage, overvoltage, or overcurrent condition is
detected or when the controller is disabled by a reset from
EN, EN_PH4, POR, or one of the no-CPU VID codes. In the
event of an overvoltage or overcurrent condition, the
controller latches off and PGOOD will not return high until
after a successful soft-start. In the case of an undervoltage
event, PGOOD will return high when the output voltage
returns to within the undervoltage.
24
One exception that overrides the overvoltage protection
circuitry is a dynamic VID transition in AMD modes of
operation. If a new VID code is detected during normal
operation, the OVP protection circuitry is disabled from the
beginning of the dynamic VID transition, until 50μs after the
internal DAC reaches the final VID setting. This is the only
time during operation of the ISL6312 that the OVP circuitry is
not active.
Pre-POR Overvoltage Protection
Prior to PVCC and VCC exceeding their POR levels, the
ISL6312 is designed to protect the load from any overvoltage
events that may occur. This is accomplished by means of an
internal 10k Ω resistor tied from PHASE to LGATE, which
FN9289.6
February 1, 2011
相关PDF资料
PDF描述
315MXC680MEFCSN30X50 CAP ALUM 680UF 315V 20% SNAP-IN
HMC17DRAS-S734 CONN EDGECARD 34POS .100 R/A PCB
HSC13DRAI-S734 CONN EDGECARD 26POS .100 R/A PCB
GMC22DRXS-S734 CONN EDGECARD 44POS DIP .100 SLD
350MXC560MEFCSN35X40 CAP ALUM 560UF 350V 20% SNAP-IN
相关代理商/技术参数
参数描述
ISL6312IRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6313BCRZ 功能描述:IC CTRLR PWM BUCK 2PHASE 36-TQFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BCRZ-T 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BIRZ 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件
ISL6313BIRZ-T 功能描述:IC CTRLR PWM BUCK 2PHASE 36-TQFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器,Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN(7x7) 包装:管件