参数资料
| 型号： | ISL6323BCRZ |
| 厂商： | Intersil |
| 文件页数： | 15/36页 |
| 文件大小： | 0K |
| 描述： | IC PWM CTRLR SYNC BUCK DL 48QFN |
| 标准包装： | 43 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 最高 2V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ISL6323B
V IN
I
L
n
The North Bridge regulator samples the load current in the
same manner as the Core regulator does. The R SET resistor
MOSFET
UGATE(n)
L
DCR
V OUT
will program all the effective internal R ISEN resistors to the
same value.
DRIVER
LGATE(n)
INDUCTOR
V L (s)
C OUT
Channel-Current Balance
One important benefit of multi-phase operation is the thermal
V C (s)
advantage gained by distributing the dissipated heat over
ISL6323B INTERNAL CIRCUIT
I n
SAMPLE
R 1
C
R 2
multiple devices and greater area. By doing this the designer
avoids the complexity of driving parallel MOSFETs and the
expense of using expensive heat sinks and exotic magnetic
materials.
In order to realize the thermal advantage, it is important that
each channel in a multi-phase converter be controlled to
carry about the same amount of current at any load level. To
achieve this, the currents through each channel must be
I SEN
+
-
V C (s)
R ISEN
ISENn-
ISENn+
VCC
sampled every switching cycle. The sampled currents, I n ,
from each active channel are summed together and divided
by the number of active channels. The resulting cycle
average current, I AVG , provides a measure of the total load-
current demand on the converter during each switching
RSET
R SET
C SET
FIGURE 5. INDUCTOR DCR CURRENT SENSING
CONFIGURATION
cycle. Channel-current balance is achieved by comparing
the sampled current of each channel to the cycle average
current, and making the proper adjustment to each channel
pulse width based on the error. Intersil’s patented
current-balance method is illustrated in Figure 6, with error
correction for Channel 1 represented. In the figure, the cycle
L R 1 ? R
R 1 + R 2
------------- = -------------------- 2 - ? C
DCR
(EQ. 8)
average current, I AVG , is compared with the Channel 1
sample, I 1 , to create an error signal I ER .The filtered error
signal modifies the pulse width commanded by V COMP to
The capacitor voltage V C , is then replicated across the
effective internal sense resistor, R ISEN . This develops a
current through R ISEN which is proportional to the inductor
correct any unbalance and force I ER toward zero. The same
method for error signal correction is applied to each active
channel.
current. This current, I SEN , is continuously sensed and is
then used by the controller for load-line regulation,
channel-current balancing, and overcurrent detection and
V COMP
+
-
MODULATOR
RAMP
+
-
PWM1
TO GATE
CONTROL
LOGIC
limiting. Equation 9 shows that the proportion between the
WAVEFORM
channel current, I L , and the sensed current, I SEN , is driven
FILTER
f(s)
I SEN = I L ? ------------------
(EQ. 9)
by the value of the effective sense resistance, R ISEN , and
the DCR of the inductor.
DCR
R ISEN
I ER
+
-
I AVG
÷ N
Σ
I 4
I 3
I 2
The effective internal R ISEN resistance is important to the
current sensing process because it sets the gain of the load
line regulation loop when droop is enabled as well as the
gain of the channel-current balance loop and the overcurrent
trip level. The effective internal R ISEN resistance is user
programmable and is set through use of the RSET pin.
Placing a single resistor, R SET , from the RSET pin to the
VCC pin programs the effective internal R ISEN resistance
according to Equation 10.
I 1
NOTE: Channel 3 and 4 are optional.
FIGURE 6. CHANNEL-1 PWM FUNCTION AND CURRENT-
BALANCE ADJUSTMENT
VID Interface
The ISL6323B supports hybrid power control of AMD
processors which operate from either a 6-bit parallel VID
R ISEN = ---------- ? R SET
3
400
15
(EQ. 10)
interface (PVI) or a serial VID interface (SVI). The VID1/SEL pin
is used to command the ISL6323B into either the PVI mode or
the SVI mode. Whenever the EN pin is held LOW, both the
FN6879.1
May 12, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| RCA18DTMT | CONN EDGECARD 36POS R/A .125 SLD |
| ISL6323ACRZ | IC PWM CTRLR SYNC BUCK DL 48QFN |
| LD6806CX4/25H,315 | IC REG LDO 2.5V .2A 4WLCSP |
| 420USC390MEFCSN30X40 | CAP ALUM 390UF 420V 20% SNAP-IN |
| 2256-19L | POWER CHOKE 33UH MOLDED AXIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6323BCRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT. FOR CORE+NORTHBRIDGE, 2 PHASE PSI, 3.4MHZ SV - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN 制造商:Intersil 功能描述:4+1 PHS CONT CORE + NORTHBRDG PROG |
| ISL6323BCRZ-T | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323BCRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT. FOR CORE+NORTHBRIDGE, 2 PHASE PSI, 3.4MHZ S - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN 制造商:Intersil 功能描述:4+1 PHS CONT CORE + NORTHBRDG PROG |
| ISL6323BCRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6323BCRZ-T WITH GOLD BOND WIRE ONLY, T&R - Tape and Reel |
| ISL6323BIRZ | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。