参数资料
| 型号： | ISL6328ACRZ |
| 厂商： | Intersil |
| 文件页数： | 16/33页 |
| 文件大小： | 0K |
| 描述： | IC VOLTAGE REGULATOR |
| 标准包装： | 50 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
ISL6328A
states are decoded with direction from the PWROK input as
described in the sections that follow. The ISL6328A uses a digital
to analog converter (DAC) to generate a reference voltage based
on the decoded SVI value. See Figure 7 for a simple SVI interface
timing diagram.
The upper and lower threshold levels for the SVI inputs are
programmable through the FS pin. The FS resistor can be tied to
either ground or to VCC. This option allows for selection of the
SVID threshold levels.
TABLE 1. SVID THRESHOLDS
The Pre-PWROK metal VID code is decoded and latched on the
rising edge of the enable signal. Once enabled, the ISL6328A
passes the Pre-PWROK metal VID code on to internal DAC
circuitry. The internal DAC circuitry begins to ramp both the VDD
and VDDNB planes to the decoded Pre-PWROK metal VID output
level. The digital soft-start circuitry actually stair steps the
internal reference to the target gradually over a fixed interval. The
controlled ramp of both output voltage planes reduces in-rush
current during the soft-start interval. At the end of the soft-start
interval, the VDDPWRGD output transitions high indicating both
output planes are within regulation limits.
FS RESISTOR TIED TO
VCC
Ground
SVI VIL (V)
0.55
0.45
SVI VIH (V)
1.05
0.85
SVI Mode
Once the controller has successfully soft-started and VDDPWRGD
transitions high, the Northbridge SVI interface can assert PWROK
to signal the ISL6328A to prepare for SVI commands. The
Pre-PWROK METAL VID
At start-up, the controller decodes the SVC and SVD inputs to
determine the Pre-PWROK metal VID setting. Once the POR
circuitry is satisfied, the ISL6328A begins decoding the inputs
per Table 2. Once the EN input exceeds the rising enable
threshold, the ISL6328A saves the Pre-PWROK metal VID value
in an on-board holding register and passes this target to the
internal DAC circuitry.
controller actively monitors the SVI interface for set VID
commands to move the plane voltages to start-up VID values.
Details of the SVI Bus protocol are provided in the AMD Design
Guide for Voltage Regulator Controllers Accepting Serial VID
Codes specification.
Once the set VID command is received, the ISL6328A decodes
the information to determine which plane and the VID target
required. See Table 3. The internal DAC circuitry steps the
required output plane voltage to the new VID level. During this
SVC
TABLE 2. PRE-PWROK METAL VID CODES
OUTPUT VOLTAGE
SVD (V)
time one or both of the planes could be targeted. In the event the
core voltage plane, VDD, is commanded to power off by serial VID
commands, the VDDPWRGD signal remains asserted. The
Northbridge voltage plane must remain active during this time.
0
0
1
1
0
1
0
1
1.1
1.0
0.9
0.8
If the PWROK input is de-asserted, then the controller steps both
VDD and VDDNB planes back to the stored Pre-PWROK metal VID
level in the holding register from initial soft-start. No attempt is
made to read the SVC and SVD inputs during this time. If PWROK
is reasserted, then the on-board SVI interface waits for a set VID
command.
1
2
3
4
5
6
7
8
9
10
11
12
VCC
SVC
SVD
ENABLE
PWROK
VDD and VDDNB
metal_VID
V_SVI
metal_VID
V_SVI
VDDPWRGD
FIGURE 7. SVI INTERFACE TIMING DIAGRAM: TYPICAL PRE-PWROK METAL VID START-UP
16
FN7986.0
April 6, 2012
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6566CRZR5184 | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6566IRZAR5184 | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| EBA40DTKN | CONN EDGECARD 80POS DIP .125 SLD |
| EBA40DTKH | CONN EDGECARD 80POS DIP .125 SLD |
| GCB35DHBS | CONN EDGECARD 70POS R/A .050 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6328ACRZ-T | 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6328AIRZ | 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6328AIRZ-T | 功能描述:IC VOLTAGE REGULATOR RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:* 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6328CRZ | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
| ISL6328CRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:2,000 系列:- 应用:控制器，DSP 输入电压:4.5 V ~ 25 V 输出数:2 输出电压:最低可调至 1.2V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:30-TFSOP（0.173"，4.40mm 宽） 供应商设备封装:30-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。