- 您现在的位置：买卖IC网 > PDF目录369885 > LXT386LE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT386LE |
| 英文描述： | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 的PCM收发器|四|优税PCM-30/E-1 |的CMOS | QFP封装| 100引脚|塑料 |
| 文件页数： | 41/80页 |
| 文件大小： | 1112K |
| 代理商： | LXT386LE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
41
Table 12. LOS Status Monitor Register, LOS (04h)
Bit
1
Name
Function
7-0
LOS7-LOS0
Respective bit(s) are set to
“
1
”
every time the LOS processor detects a valid loss of
signal condition in transceivers 7-0.
1. On power up all register bits are set to
“
0
”
. Any change in the state causes an interrupt. All LOS interrupts
are cleared by a single read operation.
Table 13. DFM Status Monitor Register, DFM (05h)
Bit
Name
Function
1
7-0
DFM7-DFM0
Respective bit(s) are set to
“
1
”
every time the short circuit monitor detects a valid
secondary output driver short circuit condition in transceivers 7-0. Note: DFM is
available only in configurations with no transmit series resistors (T1 mode with
TVCC=3.3V).
1. On power-up all the register bits are set to
“
0
”
. All DFM interrupts are cleared by a single read operation.
Table 14. LOS Interrupt Enable Register, LIE (06h)
Bit
Name
Function
1
7-0
LIE7-LIE0
Transceiver 7-0 LOS interrupts are enabled by writing a
“
1
”
to the respective bit.
1. On power-up all the register bits are set to
“
0
”
and all interrupts are disabled.
Table 15. DFM Interrupt Enable Register, DIE (07h)
Bit
Name
Function
1
7-0
DIE7-DIE0
Transceiver 7-0 DFM interrupts are enabled by writing a
“
1
”
to the respective bit.
1. On power-up all the register bits are set to
“
0
”
and all interrupts are disabled.
Table 16. LOS Interrupt Status Register, LIS (08h)
Bit
Name
Function
1
7-0
LIS7-LIS0
These bits are set to
“
1
”
every time a LOS status change has occurred since the last
cleared interrupt in transceivers 7-0 respectively.
1. On power up all register bits are set to
“
0
”
.
Table 17. DFM Interrupt Status Register, DIS (09h)
Bit
Name
Function
1
7-0
DIS7-DIS0
These bits are set to
“
1
”
every time a DFM status change has occurred since the last
cleared interrupt in transceivers 7-0 respectively.
1. On power up all register bits are set to
“
0
”
.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT903PC | LAN Transceiver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT388LE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400 | 制造商:LVL1 制造商全称:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全称:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver |
发布紧急采购，3分钟左右您将得到回复。