- 您现在的位置：买卖IC网 > PDF目录369885 > LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT388LE |
| 英文描述： | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 的PCM收发器|双|优税PCM-30/E-1 |的CMOS | QFP封装| 100引脚|塑料 |
| 文件页数： | 37/80页 |
| 文件大小： | 1112K |
| 代理商： | LXT388LE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
37
2.13.2
Interrupt Enable
The LXT384 provides a latched interrupt output (INT). An interrupt occurs any time there is a
transition on any enabled bit in the status register. Registers 06H, 07H and 14H are the LOS, DFM
and AIS interrupt enable registers (respectively). Writing a logic
“
1
”
into the mask register will
enable the respective bit in the respective Interrupt status register to generate an interrupt. The
power-on default value is all zeroes. The setting of the interrupt enable bit does not affect the
operation of the status registers.
Registers 08H, 09H and 15H are the LOS, DFM and AIS (respectively) interrupt status registers.
When there is a transition on any enabled bit in a status register, the associated bit of the interrupt
status register is set and an interrupt is generated (if one is not already pending). When an interrupt
occurs, the INT pin is asserted Low. The output stage of the INT pin consists only of a pull-down
device; an external pull-up resistor of approximately 10k ohm is required to support wired-OR
operation.
2.13.3
Interrupt Clear
When an interrupt occurs, the interrupt service routine (ISR) should read the
interrupt status
registers
(08H, 09H and 15H) to identify the interrupt source. Reading the Interrupt Status register
clears the "sticky" bit set by the interrupt. Automatically clearing the register prepares it for the
next interrupt.
The ISR should then read the corresponding
status monitor register
to obtain the current status of
the device. Note: there are three status monitor registers: the LOS (04H), the DFM (05H) and the
AIS (013H). Reading either status monitors register will clear its corresponding interrupts on the
rising edge of the read or data strobe. When all pending interrupts are cleared, the INT pin goes
High.
2.14
Serial Host Mode
The LXT384 operates in Serial Host Mode when the MODE pin is tied to VCCIO
÷
2.
Figure 14
shows the SIO data structure. The registers are accessible through a 16 bit word: an 8bit Command/
Address byte (bits R/W and A1-A7) and a subsequent 8bit data byte (bits D0-7). Bit R/W
determines whether a read or a write operation occurs. Bits A5-0 in the Command/Address byte
address specific registers (the address decoder ignores bits A7-6). The data byte depends on both
the value of bit R/W and the address of the register as set in the Command/Address byte.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT400 | 制造商:LVL1 制造商全称:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全称:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver |
| LXT6155LE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecomm/Datacomm |
发布紧急采购，3分钟左右您将得到回复。