- 您现在的位置：买卖IC网 > PDF目录369885 > LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT388LE |
| 英文描述： | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| 中文描述： | 的PCM收发器|双|优税PCM-30/E-1 |的CMOS | QFP封装| 100引脚|塑料 |
| 文件页数： | 4/80页 |
| 文件大小： | 1112K |
| 代理商： | LXT388LE |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
LXT384 —
Octal T1/E1/J1 Line Interface Unit
4
Datasheet
4.3
4.4
TAP Controller.....................................................................................................46
JTAG Register Description..................................................................................48
4.4.1
Boundary Scan Register (BSR)..............................................................49
4.4.2
Analog Port Scan Register (ASR)..........................................................52
4.4.3
Device Identification Register (IDR).......................................................53
4.4.4
Bypass Register (BYR) ..........................................................................53
4.4.5
Instruction Register (IR) .........................................................................53
5.0
Test Specifications...........................................................................................................54
5.1
Recommendations and Specifications................................................................76
6.0
Mechanical Specifications................................................................................................78
Figures
1
2
3
LXT384 Detailed Block Diagram...........................................................................7
LXT384 Detailed Block Diagram...........................................................................8
LXT384 Low-Profile Quad Flate Package (LQFP) 144-Pin Assignments and Pack-
age Markings9
LXT384 Plastic Ball Grid Array (PBGA) Package Pin Assignments ...................10
50% AMI Encoding..............................................................................................26
External Transmit/Receive Line Circuitry............................................................29
Jitter Attenuator Loop..........................................................................................31
Analog Loopback ................................................................................................31
Digital Loopback..................................................................................................32
Remote Loopback...............................................................................................32
TAOS Data Path .................................................................................................33
TAOS with Digital Loopback ...............................................................................33
TAOS with Analog Loopback..............................................................................33
Serial Host Mode Timing.....................................................................................38
JTAG Architecture...............................................................................................46
JTAG State Diagram...........................................................................................48
Analog Test Port Application...............................................................................53
Transmit Clock Timing Diagram..........................................................................61
Receive Clock Timing Diagram...........................................................................62
JTAG Timing .......................................................................................................63
Non-Multiplexed Intel Mode Read Timing...........................................................64
Multiplexed Intel Mode Read Timing...................................................................64
Non-Multiplexed Intel Mode Write Timing ...........................................................66
Multiplexed Intel Mode Write Timing...................................................................66
Non-Multiplexed Motorola Mode Read Timing....................................................68
Multiplexed Motorola Mode Read Timing............................................................68
Non-Multiplexed Motorola Mode Write Timing....................................................69
Multiplexed Motorola Mode Write Timing............................................................70
Serial Input Timing ..............................................................................................71
Serial Output Timing ...........................................................................................71
E1, G.703 Mask Templates.................................................................................72
T1, T1.102 Mask Templates ...............................................................................73
LXT384 Jitter Tolerance Performance ................................................................74
LXT384 Jitter Transfer Performance...................................................................75
LXT384 Output Jitter for CTR12/13 Applications................................................76
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
相关PDF资料 |
PDF描述 |
|---|---|
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
| LXT6155LE | Telecomm/Datacomm |
| LXT6251A | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT400 | 制造商:LVL1 制造商全称:LVL1 功能描述:All Rate Extended Range Switched 56/DDS Transceiver |
| LXT400JE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Transceiver Circuit For Telecommunications |
| LXT441 | 制造商:LVL1 制造商全称:LVL1 功能描述:Switched 56/DDS Integrated DSU/CSU |
| LXT6155 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:155 Mbps SDH/SONET/ATM Transceiver |
| LXT6155LE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecomm/Datacomm |
发布紧急采购，3分钟左右您将得到回复。