- 您现在的位置：买卖IC网 > PDF目录80362 > M32180F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240 PDF资料下载
参数资料
| 型号： | M32180F8TFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240 |
| 封装： | 32 X 32 MM, 0.50 MM PITCH, PLASTIC, QFP-240 |
| 文件页数： | 129/139页 |
| 文件大小： | 3774K |
| 代理商： | M32180F8TFP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页当前第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页
(4)
9.2.4
DMA Destination Address Registers ---------------------------------------------------------------------- 9-20
9.2.5
DMA Transfer Count Registers ----------------------------------------------------------------------------- 9-21
9.2.6
DMA Interrupt Related Registers --------------------------------------------------------------------------- 9-22
9.3 Functional Description of the DMAC ---------------------------------------------------------------------------------- 9-27
9.3.1
DMA Transfer Request Sources ---------------------------------------------------------------------------- 9-27
9.3.2
DMA Transfer Processing Procedure --------------------------------------------------------------------- 9-33
9.3.3
Starting DMA ---------------------------------------------------------------------------------------------------- 9-34
9.3.4
DMA Channel Priority ----------------------------------------------------------------------------------------- 9-34
9.3.5
Gaining and Releasing Control of the Internal Bus ---------------------------------------------------- 9-34
9.3.6
Transfer Units --------------------------------------------------------------------------------------------------- 9-35
9.3.7
Transfer Counts ------------------------------------------------------------------------------------------------- 9-35
9.3.8
Address Space -------------------------------------------------------------------------------------------------- 9-35
9.3.9
Transfer Operation --------------------------------------------------------------------------------------------- 9-35
9.3.10
End of DMA and Interrupt ------------------------------------------------------------------------------------ 9-37
9.3.11
Each Register Status after Completion of DMA Transfer -------------------------------------------- 9-37
9.4 Precautions about the DMAC ------------------------------------------------------------------------------------------ 9-38
CHAPTER 10 MULTIJUNCTION TIMERS
10.1 Outline of Multijunction Timers --------------------------------------------------------------------------------------- 10-2
10.2 Common Units of Multijunction Timers ----------------------------------------------------------------------------- 10-9
10.2.1
MJT Common Unit Register Map -------------------------------------------------------------------------- 10-10
10.2.2
Prescaler Unit -------------------------------------------------------------------------------------------------- 10-12
10.2.3
Clock Bus and Input/Output Event Bus Control Unit ------------------------------------------------- 10-13
10.2.4
Input Processing Control Unit ------------------------------------------------------------------------------ 10-17
10.2.5
Output Flip-flop Control Unit -------------------------------------------------------------------------------- 10-26
10.2.6
Interrupt Control Unit ----------------------------------------------------------------------------------------- 10-35
10.3 TOP (Output-Related 16-Bit Timer) --------------------------------------------------------------------------------- 10-64
10.3.1
Outline of TOP -------------------------------------------------------------------------------------------------- 10-64
10.3.2
Outline of Each Mode of TOP ------------------------------------------------------------------------------- 10-66
10.3.3
TOP Related Register Map ---------------------------------------------------------------------------------- 10-68
10.3.4
TOP Control Registers ---------------------------------------------------------------------------------------- 10-70
10.3.5
TOP Counters (TOP0CT–TOP10CT) --------------------------------------------------------------------- 10-75
10.3.6
TOP Reload Registers (TOP0RL–TOP10RL) ----------------------------------------------------------- 10-76
10.3.7
TOP Correction Registers (TOP0CC–TOP10CC) ----------------------------------------------------- 10-77
10.3.8
TOP Enable Control Registers ------------------------------------------------------------------------------ 10-78
10.3.9
Operation in TOP Single-shot Output Mode (with Correction Function) -------------------------- 10-80
10.3.10 Operation in TOP Delayed Single-shot Output Mode (with Correction Function) -------------- 10-86
10.3.11 Operation in TOP Continuous Output Mode (without Correction Function) --------------------- 10-91
10.4 TIO (Input/Output-Related 16-Bit Timer) --------------------------------------------------------------------------- 10-94
10.4.1
Outline of TIO --------------------------------------------------------------------------------------------------- 10-94
10.4.2
Outline of Each Mode of TIO -------------------------------------------------------------------------------- 10-96
10.4.3
TIO Related Register Map ----------------------------------------------------------------------------------- 10-99
10.4.4
TIO Control Registers ----------------------------------------------------------------------------------------- 10-101
10.4.5
TIO Counters (TIO0CT–TIO9CT) -------------------------------------------------------------------------- 10-109
10.4.6
TIO Reload 0/ Measure Registers (TIO0RL0–TIO9RL0) --------------------------------------------- 10-110
10.4.7
TIO Reload 1 Registers (TIO0RL1–TIO9RL1) ---------------------------------------------------------- 10-111
10.4.8
TIO Enable Control Registers ------------------------------------------------------------------------------- 10-112
10.4.9
Operation in TIO Measure Free-Run/ Clear Input Modes -------------------------------------------- 10-114
相关PDF资料 |
PDF描述 |
|---|---|
| M38002M2-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M30623MAA-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| M37753M6C-XXXHP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| M38867E8A-XXXHP | 8-BIT, OTPROM, 5 MHz, MICROCONTROLLER, PQFP80 |
| M38867M8A-XXXHP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M32180F8VFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-Bit RISC Single-Chip Microcomputers M32R Family M32R/ECU Series |
| M32180T2-PTC | 功能描述:DEV CONNECTION CNVTR FOR 32180 G RoHS:否 类别:编程器，开发系统 >> 配件 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF) |
| M32182F3TFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
| M32182F3UFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
| M32182F3VFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
发布紧急采购，3分钟左右您将得到回复。