参数资料
型号: M32180F8TFP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240
封装: 32 X 32 MM, 0.50 MM PITCH, PLASTIC, QFP-240
文件页数: 26/139页
文件大小: 3774K
代理商: M32180F8TFP
5
5-10
INTERRUPT CONTROLLER (ICU)
32180 Group User’s Manual (Rev.1.0)
Figure 5.2.1 Configuration of the Interrupt Control Register (Edge-recognized Type)
5.2 ICU Related Registers
Figure 5.2.2 Configuration of the Interrupt Control Register (Level-recognized Type)
(2) ILEVEL (Interrupt Priority Level) (Bits 5–7 or bits 13–15)
These bits set the priority levels of interrupt requests from each internal peripheral I/O. Set these bits to ‘111’
to disable or any value ‘000’ through ‘110’ to enable the interrupt from some internal peripheral I/O.
When an interrupt occurs, the Interrupt Controller resolves priority between this interrupt and other interrupt
sources based on ILEVEL settings and finally compares priority with the IMASK value to determine whether
to forward an EI request to the CPU or keep the interrupt request pending.
The table below shows the relationship between ILEVEL settings and the IMASK values at which interrupts
are accepted.
Table 5.2.1 ILEVEL Settings and Accepted IMASK Values
ILEVEL values set
IMASK values at which interrupts are accepted
0 (ILEVEL = "000")
Accepted when IMASK is 1–7
1 (ILEVEL = "001")
Accepted when IMASK is 2–7
2 (ILEVEL = "010")
Accepted when IMASK is 3–7
3 (ILEVEL = "011")
Accepted when IMASK is 4–7
4 (ILEVEL = "100")
Accepted when IMASK is 5–7
5 (ILEVEL = "101")
Accepted when IMASK is 6–7
6 (ILEVEL = "110")
Accepted when IMASK is 7
7 (ILEVEL = "111")
Not accepted (interrupts disabled)
Interrupt request from
each internal peripheral I/O
Interrupt enabled
ILEVEL
(levels 0-7)
Data bus
Bits 5-7 or bits 13-15
3
F/F
Set
Set/clear
IREQ
Interrupt priority
resolving circuit
F/F
Reset
IVECT read
IMASK write
Clear
To the CPU core
Bit 3 or 11
Set
EI
Interrupt request from each
group internal peripheral I/O
Interrupt enabled
b3, b11
Data bus
b5-b7, b13-b15
Read
3
IREQ
Read-only circuit
ILEVEL
(levels 0-7)
Group interrupt
Interrupt priority
resolving circuit
F/F
Clear
To the CPU core
Set
EI
Reset
IVECT read
IMASK write
相关PDF资料
PDF描述
M38002M2-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
M30623MAA-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
M37753M6C-XXXHP 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80
M38867E8A-XXXHP 8-BIT, OTPROM, 5 MHz, MICROCONTROLLER, PQFP80
M38867M8A-XXXHP 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80
相关代理商/技术参数
参数描述
M32180F8VFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-Bit RISC Single-Chip Microcomputers M32R Family M32R/ECU Series
M32180T2-PTC 功能描述:DEV CONNECTION CNVTR FOR 32180 G RoHS:否 类别:编程器,开发系统 >> 配件 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF)
M32182F3TFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
M32182F3UFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
M32182F3VFP 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES