- 您现在的位置：买卖IC网 > PDF目录80362 > M32180F8TFP 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240 PDF资料下载
参数资料
| 型号： | M32180F8TFP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP240 |
| 封装： | 32 X 32 MM, 0.50 MM PITCH, PLASTIC, QFP-240 |
| 文件页数： | 8/139页 |
| 文件大小： | 3774K |
| 代理商： | M32180F8TFP |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页
4
4-16
EIT
32180 Group User’s Manual (Rev.1.0)
4.9 Interrupt Processing
16-bit instruction
Order in which instructions are executed
32-bit instruction
Address 1000
Address 1002
Address 1004
Address 1000
Interrupt may
be accepted
×
Interrupt cannot
be accepted
16-bit instruction
Interrupt may
be accepted
Interrupt may
be accepted
Figure 4.9.1 Timing at Which System Break Interrupt (SBI) is Accepted
[EIT Processing]
(1) Saving SM, IE and C bits
The PSW register’s SM, IE and C bits are saved to the respective backup bits: BSM, BIE and BC.
BSM
←
SM
BIE
←
IE
BC
←
C
(2) Updating SM, IE and C bits
The PSW register’s SM, IE and C bits are updated as shown below.
SM
←
0
IE
←
0
C
←
0
(3) Saving the PC
The address of the next instruction (always on word boundary) following one in which the interrupt was
detected is stored in the BPC register. If the interrupt was detected in a branch instruction, then the next
instruction is one that exists at the jump address.
(4) Branching to the EIT vector entry
The CPU branches to the address H’0000 0010 in the user space. This is the last operation performed in
hardware preprocessing.
(5) Jumping from the EIT vector entry to the user-created handler
The CPU executes the BRA instruction written by the user at the address H’0000 0010 of the EIT vector
entry to jump to the start address of the user-created handler.
The system break interrupt can only be used when the system has some fatal event already existing in it
when the interrupt is detected. Also, this interrupt must be used on condition that after processing by the
SBI handler, control will not return to the program that was being executed when the system break interrupt
occurred.
相关PDF资料 |
PDF描述 |
|---|---|
| M38002M2-XXXFP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64 |
| M30623MAA-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| M37753M6C-XXXHP | 16-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP80 |
| M38867E8A-XXXHP | 8-BIT, OTPROM, 5 MHz, MICROCONTROLLER, PQFP80 |
| M38867M8A-XXXHP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M32180F8VFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-Bit RISC Single-Chip Microcomputers M32R Family M32R/ECU Series |
| M32180T2-PTC | 功能描述:DEV CONNECTION CNVTR FOR 32180 G RoHS:否 类别:编程器，开发系统 >> 配件 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF) |
| M32182F3TFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
| M32182F3UFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
| M32182F3VFP | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES |
发布紧急采购，3分钟左右您将得到回复。