- 您现在的位置：买卖IC网 > PDF目录383305 > M5M5Y5672TG-20 (Mitsubishi Electric Corporation) 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM PDF资料下载
参数资料
| 型号： | M5M5Y5672TG-20 |
| 厂商： | Mitsubishi Electric Corporation |
| 英文描述： | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| 中文描述： | 18874368位（262144 - Word的72位）网络的SRAM |
| 文件页数： | 1/27页 |
| 文件大小： | 240K |
| 代理商： | M5M5Y5672TG-20 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
MITSUBISHI LSIs
M5M5Y5672TG – 25,22,20
18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM
1
MITSUBISHI
ELECTRIC
Advanced Information
M5M5Y5672TG REV.0.1
DESCRIPTION
The M5M5Y5672TG is a family of 18M bit synchronous SRAMs
organized as 262144-words by 72-bit. It is designed to eliminate
dead bus cycles when turning the bus around between reads
and writes, or writes and reads. Mitsubishi's SRAMs are
fabricated with high performance, low power CMOS technology,
providing greater reliability. M5M5Y5672TG operates on a single
1.8V power supply and are 1.8V CMOS compatible.
FEATURES
Fully registered inputs and outputs for pipelined operation
Fast clock speed: 250, 225, and 200 MHz
Fast access time: 2.6, 2.8, 3.2 ns
Single 1.8V +150/-100mV power supply V
DD
Separate V
DDQ
for 1.8V I/O
Individual byte write (BWa# - BWh#) controls may be tied
LOW
Single Read/Write control pin (W#)
Echo Clock outputs track data output drivers
ZQ mode pin for user-selectable output drive strength
2 User programmable chip enable inputs for easy depth
expansion
Linear or Interleaved Burst Modes
JTAG boundary scan support
APPLICATION
High-end networking products that require high bandwidth, such
as switches and routers.
FUNCTION
PACKAGE
Synchronous circuitry allows for precise cycle control triggered
by a positive edge clock transition.
Synchronous signals include : all Addresses, all Data Inputs,
all Chip Enables (E1#, E2, E3), Address Advance/Load (ADV),
Byte Write Enables (BWa#, BWb#, BWc#, BWd#, BWe#, BWf#,
BWg#, BWh#), Echo Clock outputs (CQ1, CQ1#, CQ2, CQ2#)
and Read/Write (W#). Write operations are controlled by the
eight Byte Write Enables (BWa# - BWh#) and Read/Write(W#)
inputs. All writes are conducted with on-chip synchronous
self-timed write circuitry.
The Echo Clocks are delayed copies of the RAM clock, CLK.
Echo Clocks are designed to track changes in output driver
delays due to variance in die temperature and supply voltage.
The ZQ pin supplied with selectable impedance drivers, allows
selection between nominal drive strength (ZQ LOW) for
multi-drop bus application and low drive strength (ZQ floating or
HIGH) point-to-point applications.
The sense of two User-Programmable Chip Enable inputs (E2,
E3), whether they function as active LOW or active HIGH inputs,
is determined by the state of the programming inputs, EP2 and
EP3.
The Linear Burst order (LBO#) is DC operated pin. LBO# pin
will allow the choice of either an interleaved burst, or a linear
burst.
All read, write and deselect cycles are initiated by the ADV
Low input. Subsequent burst address can be internally
generated as controlled by the ADV HIGH input.
PART NAME TABLE
Bump
Body Size
Bump Pitch
M5M5Y5672TG
209(11X19) bump BGA
14mm X 22mm
1mm
Part Name
Frequency
Access
Cycle
Active Current
(max.)
Standby Current
(max.)
20mA
20mA
20mA
M5M5Y5672TG -25
M5M5Y5672TG -22
M5M5Y5672TG -20
250MHz
225MHz
200MHz
2.6ns
2.8ns
3.2ns
4.0ns
4.4ns
5.0ns
550mA
500mA
450mA
2001.May Rev.0.1
Advanced Information
Notice: This is not final specification.
Some parametric limits are subject to change.
相关PDF资料 |
PDF描述 |
|---|---|
| M5M5Y5672TG-22 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y5672TG-25 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y816WG-70HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5Y816WG-85HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M82C59AFP | The M5M82C59AFP,-2 is programmable LSI Interupt control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5M80011A | 制造商:Mitsubishi Electric 功能描述: |
| M5M82C54P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C54P-6 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C55AFP2 | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5M82C59AFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:The M5M82C59AFP,-2 is programmable LSI Interupt control |
发布紧急采购，3分钟左右您将得到回复。