- 您现在的位置：买卖IC网 > PDF目录383305 > M5M5Y5672TG-20 (Mitsubishi Electric Corporation) 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM PDF资料下载
参数资料
| 型号： | M5M5Y5672TG-20 |
| 厂商： | Mitsubishi Electric Corporation |
| 英文描述： | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| 中文描述： | 18874368位（262144 - Word的72位）网络的SRAM |
| 文件页数： | 19/27页 |
| 文件大小： | 240K |
| 代理商： | M5M5Y5672TG-20 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页
MITSUBISHI LSIs
M5M5Y5672TG – 25,22,20
18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM
19
MITSUBISHI
ELECTRIC
Advanced Information
M5M5Y5672TG REV.0.1
JTAG PORT OPERATION
Overview
The JTAG Port on this SRAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface
standard (commonly referred to as JTAG), but dose not implement all of the function required for 1149.1 compliance. Unlike JTAG
implementations that have been common among SRAM vendors for the last several years, this implementation dose offer a form of
EXTEST, known as Clock Assisted EXTEST, reducing or eliminating the "hand coding" that has been required to overcome the test
program compiler errors caused by previous non-compliant implementation. The JTAG Port interfaces with conventional CMOS logic
level signaling.
Disabling the JTAG port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. To
assure normal operation of the SRAM with the JTAG Port unused, the TCK, TDI and TMS pins may be left floating or tied to High. The
TDO pin should be left unconnected.
JTAG Pin Description
Test Clock (TCK)
The TCK input is clock for all TAP events. All inputs are captured on the rising edge of TCK and the Test Data Out (TDO) propagates
from the falling edge of TCK.
Test Mode Select (TMS)
The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP Controller state machine. An undriven
TMS input will produce the same result as a logic one input level.
Test Data In (TDI)
The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between the TDI and TDO pins.
the register placed between the TDI and TDO pins is determined by the state of the TAP Controller state machine and the instruction
that is currently loaded in the TAP Instruction Resister (refer to the TAP Controller State Diagram). An undriven TDI Input will produce
the same result as a logic one input level.
Test Data Out (TDO)
The TDO output is active depending on the state of the TAP Controller state machine. Output changes in response to the falling edge
of TCK. This is the output side of the serial registers placed between the TDI and TDO pins.
Note:
This device dose not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS
is held high for five rising edges of TCK. The TAP Controller is also reset automatically at power-up.
JTAG Port Registers
Overview
The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequence of 1s and
0s applied to TMS as TCK is strobed. Each of TAP Registers are serial shift registers that capture serial input data on the rising edge of
TCK and push serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.
Instruction Register
The Instruction Register holds the instructions that are executed by the TAP Controller when it is moved into the Run-Test/Idle, or the
相关PDF资料 |
PDF描述 |
|---|---|
| M5M5Y5672TG-22 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y5672TG-25 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y816WG-70HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5Y816WG-85HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M82C59AFP | The M5M82C59AFP,-2 is programmable LSI Interupt control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5M80011A | 制造商:Mitsubishi Electric 功能描述: |
| M5M82C54P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C54P-6 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C55AFP2 | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5M82C59AFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:The M5M82C59AFP,-2 is programmable LSI Interupt control |
发布紧急采购，3分钟左右您将得到回复。