- 您现在的位置：买卖IC网 > PDF目录359091 > M7020R-083ZA1T (意法半导体) 32K x 68-bit Entry NETWORK SEARCH ENGINE PDF资料下载
参数资料
| 型号： | M7020R-083ZA1T |
| 厂商： | 意法半导体 |
| 英文描述： | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 32K的× 68位进入网络搜索引擎 |
| 文件页数： | 122/150页 |
| 文件大小： | 996K |
| 代理商： | M7020R-083ZA1T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页当前第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页
M7020R
122/150
DEPTH-CASCADING
The search engine application can depth-cascade
the device to various table sizes of different widths
(e.g., 68-bit, 136-bit, and 272-bit configurations).
The devices perform all the necessary arbitration
to decide which device drives the SRAM Bus. The
latency of the searches increases as the table size
increases while the search rate remains constant.
Depth-Cascading Up to Eight Devices (One
Block)
Figure 90, page 123 shows how up to eight devic-
es can cascade to form a 256K x68, 128K x136, or
64K x272 bit table. It also shows the interconnec-
tion between the devices for depth-cascading.
Each Search Engine asserts the LHO[1] and
LHO[0] signals to inform downstream devices of
its result. The LHI[6:0] signals for a device are con-
nected to LHO signals of the upstream devices.
The host ASIC must program the TLSZ to ’01’ for
each of up to eight devices in a block. Only a single
device drives the SRAM Bus in any single cycle.
Depth-Cascading Up to 31 Devices (4 Blocks)
Figure 91, page 124 shows how to cascade up to
four blocks. Each block contains up to eight
M7020Rs (except the last block) and the intercon-
nection within each is shown in Figure 90, page
123.
Note:
The interconnection between blocks for
depth-cascading is important. For each SEARCH,
a block asserts BHO[2], BHO[1], and BHO[0]. The
BHO[2:0] signals for a block are the signals taken
only from the last device in the block. For all other
devices within that block, these signals stay open
and floating. The host ASIC must program the ta-
ble size (TLSZ) field to ’10’ in each of the devices
for cascading up to 31 devices (in up to four
blocks).
Depth-Cascading to Generate a “FULL” Signal
Bit[0] of each of the 68-bit entries is designated as
a special bit (1 = occupied; 0 = empty). For each
LEARN or PIO WRITE to the data array, each de-
vice asserts FULO[1] and FULO[0] if it does not
have any empty locations (see Figure 92, page
125).
Each device combines the FULO signals from the
devices above it with its own “full” status to gener-
ate a FULL signal that gives the “full” status of the
table up to the device asserting the FULL signal.
Figure 92, page 125 shows the hardware connec-
tion diagram for generating the FULL signal that
goes back to the ASIC. In a depth-cascaded block
of up to eight devices, the FULL signal from the
last device should be fed back to the ASIC control-
ler to indicate the fullness of the table. The FULL
signal of the other devices should be left open.
Note:
The LEARN instruction is supported for only
up to eight devices, whereas FULL cascading is
allowed only for one block in tables containing
more than eight devices. In tables for which a
LEARN Instruction is not going to be used, the
Bit[0] of each 68-bit entry should always be set to
'1.'
相关PDF资料 |
PDF描述 |
|---|---|
| M7020R | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B70ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M72DW64000B90ZT | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
| M74AC574TTR | OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M702-230442 | 功能描述:火线接头 IEEE 1394 SMT 4P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle |
| M702-230642 | 功能描述:火线接头 IEEE 1394 SMT 6P HORIZONTAL RoHS:否 制造商:Molex 产品:IEEE 1394 Firewire Connectors 标准:IEEE 1394 位置/触点数量:6 节距:2 mm 触点电镀:Unplated 触点材料:Phosphor Bronze 型式:Female 电流额定值:0.5 A 安装风格:Through Hole 端接类型:Solder Tab 连接器类型:Firewire Receptacle |
| M7023 | 制造商:Tamura Corporation of America 功能描述: |
| M7027 | 功能描述:数字万用表 Dual Display Multime 0.3% Accuracy RoHS:否 制造商:Tektronix 产品:Multimeters 类型:Bench 准确性:0.04 % 电压范围:2 V to 2 kV 电阻范围: 电容范围: 显示计数: 频率:10 Hz to 45 Hz, 850 Hz to 1 MHz 测距: 真均方根值: 数据保持: |
| M7029 | 功能描述:数字万用表 Dual Display Multime 0.2% Accuracy RoHS:否 制造商:Tektronix 产品:Multimeters 类型:Bench 准确性:0.04 % 电压范围:2 V to 2 kV 电阻范围: 电容范围: 显示计数: 频率:10 Hz to 45 Hz, 850 Hz to 1 MHz 测距: 真均方根值: 数据保持: |
发布紧急采购，3分钟左右您将得到回复。