参数资料
型号: MAX8792ETD+T
厂商: Maxim Integrated Products
文件页数: 26/28页
文件大小: 0K
描述: IC PWM CTRLR STEP-DWN 14TDFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
应用: PWM 控制器
输入电压: 2 V ~ 26 V
电源电压: 4.5 V ~ 5.5 V
电流 - 电源: 700µA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 14-WFDFN 裸露焊盘
供应商设备封装: 14-TDFN-EP(3x3)
包装: 标准包装
其它名称: MAX8792ETD+TDKR
Single Quick-PWM Step-Down
Controller with Dynamic REFIN
A reasonable minimum value for h is 1.5, but adjusting this
up or down allows trade-offs between V SAG , output capac-
itance, and minimum operating voltage. For a given value
of h, the minimum operating voltage can be calculated as:
2) Connect all analog grounds to a separate solid
copper plane, which connects to the GND pin of
the Quick-PWM controller. This includes the V CC
bypass capacitor, REF bypass capacitors, REFIN
V IN ( MIN ) =
V FB ( V OUT ? V DROOP + V CHG )
V FB ? h ( V OUT ? V DROOP + V DIS ) t OFF ( MIN ) f SW
components, and feedback compensation/dividers.
3) Keep the power traces and load connections short.
This is essential for high efficiency. The use of thick
? 2 V ( 3 . 3 V ? 0 V + 0 . 15 V ) ?
? 2 V ? 1 . 5 × ( 3 . 3 V ? 0V + 0 . 15 V ) x 350 ns × 300 kHz ?
V IN ( MIN ) = ? ? = 4 . 74 V
? 2 V ( 3 . 3 V ? 0 V + 0 . 15 V ) ?
? 2 V ? 1 x ( 3 . 3 V ? 0 V + 0 . 15 V ) x 350 ns × 300 kHz ?
where V FB is the feedback voltage, V CHG and V DIS are
the parasitic voltage drop in the charge and discharge
paths, V DROOP is the voltage-positioning droop, and
t OFF(MIN) is from the Electrical Characteristics table. The
absolute minimum input voltage is calculated with h = 1.
If the calculated V IN(MIN) is greater than the required min-
imum input voltage, then reduce the operating frequency
or add output capacitance to obtain an acceptable V SAG .
If operation near dropout is anticipated, calculate V SAG
to be sure of adequate transient response.
Dropout Design Example:
V FB = 2V
V OUT = 3.3V
f SW = 300kHz
t OFF(MIN) = 350ns
No droop/load line (V DROOP = 0)
V CHG and V DIS = 150mV (10A load)
h = 1.5:
V
Calculating again with h = 1 gives the absolute limit of
dropout:
V IN ( MIN ) = ? ? = 4 . 21 V
Therefore, V IN must be greater than 4.21V, even with
very large output capacitance, and a practical input volt-
age with reasonable output capacitance would be 4.74V.
Applications Information
PCB Layout Guidelines
Careful PCB layout is critical to achieve low switching
losses and clean, stable operation. The switching
power stage requires particular attention. If possible,
mount all the power components on the top side of the
board with their ground terminals flush against one
another. Follow these guidelines for good PCB layout:
1) Keep the high-current paths short, especially at the
ground terminals. This is essential for stable, jitter-
free operation.
copper PCBs (2oz vs. 1oz) can enhance full-load effi-
ciency by 1% or more. Correctly routing PCB traces
is a difficult task that must be approached in terms of
fractions of centimeters, where a single m Ω of excess
trace resistance causes a measurable efficiency
penalty.
4) Keep the high-current, gate-driver traces (DL, DH,
LX, and BST) short and wide to minimize trace
resistance and inductance. This is essential for
high-power MOSFETs that require low-impedance
gate drivers to avoid shoot-through currents.
5) When trade-offs in trace lengths must be made, it is
preferable to allow the inductor charging path to be
made longer than the discharge path. For example,
it is better to allow some extra distance between the
input capacitors and the high-side MOSFET than to
allow distance between the inductor and the low-
side MOSFET or between the inductor and the out-
put filter capacitor.
6) Route high-speed switching nodes away from sen-
sitive analog areas (REF, REFIN, FB, ILIM).
Layout Procedure
1) Place the power components first, with ground ter-
minals adjacent (low-side MOSFET source, C IN ,
C OUT , and D1 anode). If possible, make all these
connections on the top layer with wide, copper-
filled areas.
2) Mount the controller IC adjacent to the low-side
MOSFET. The DL gate traces must be short and
wide (50 mils to 100 mils wide if the MOSFET is 1in
from the controller IC).
3) Group the gate-drive components (BST capacitors,
V DD bypass capacitor) together near the controller IC.
4) Make the DC-DC controller ground connections as
shown in the Standard Application Circuits. This
diagram can be viewed as having three separate
ground planes: input/output ground, where all the
high-power components go; the power ground
plane, where the PGND pin and V DD bypass
capacitor go, and the controller’s analog ground
plane where sensitive analog components, the
GND pin, and V CC bypass capacitor go. The ana-
log GND plane must meet the PGND plane only at a
26
______________________________________________________________________________________
相关PDF资料
PDF描述
MAX8794ETB+T IC DDR LINEAR REG 10-TDFN
MAX8795AETJ+C7P IC TFT-LCD DC/DC CONV 32-TQFN
MAX8798ETX+T IC INTERNAL-SW BOOST REG 36-TQFN
MAX8804VETA+T IC USB/AC ADP CHARGER 8TDFN-EP
MAX8804YETA+T IC USB/AC ADP CHARGER 8-TDFN
相关代理商/技术参数
参数描述
MAX8792EVKIT+ 功能描述:电源管理IC开发工具 MAX8792 Eval Kit RoHS:否 制造商:Maxim Integrated 产品:Evaluation Kits 类型:Battery Management 工具用于评估:MAX17710GB 输入电压: 输出电压:1.8 V
MAX8794ETB/V+T 功能描述:低压差稳压器 - LDO Low-Voltage DDR Linear Regulator RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20
MAX8794ETB+ 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:LOW-VOLTAGE DDR LINEAR REGULATOR - Rail/Tube
MAX8794ETB+T 功能描述:低压差稳压器 - LDO Low-Voltage DDR Linear Regulator RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压(最大值):307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20
MAX8795AETJ+ 功能描述:直流/直流开关转换器 TFT-LCD DC/DC Converter RoHS:否 制造商:STMicroelectronics 最大输入电压:4.5 V 开关频率:1.5 MHz 输出电压:4.6 V 输出电流:250 mA 输出端数量:2 最大工作温度:+ 85 C 安装风格:SMD/SMT