- 您现在的位置：买卖IC网 > PDF目录69018 > MB86860 (FUJITSU LTD) 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 PDF资料下载
参数资料
| 型号： | MB86860 |
| 厂商： | FUJITSU LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 |
| 封装： | PLASTIC, BGA-352 |
| 文件页数： | 17/70页 |
| 文件大小： | 1395K |
| 代理商： | MB86860 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
Specifications subject to changes without prior notice
28
MB86860 SPARClite
5. MB86860 BIU
The MB86860 Bus Unit (BIU) functions as an interface with the SS200 Core and external chip circuits. It operates at
frequency multiples (X2, X3, X4) of the external input clock, with a maximum of 100MHz. It consists of 3 modules: a Data
Buffer, an SDRAM Interface and a SPARClite Interface.
5.1. Data Buffer (DBU)
5.1.1. Instruction Buffer (IB)
Has valid-bits indicating that a 64-bit 4-column buffer, buffer data address-tag and data are valid. There are 4 valid-bits.
Reads 4 double-word data using burst transfers in addresses in sequence from requested addresses when there is a
miss in instruction buffer tags. Also outputs appropriate address double word data to IMB buses.
Outputs data corresponding to the appropriate addresses to IMB buses when there is a tag hit.
Instruction fetches from non-cache areas bypass buffers. Invalidates when there is a tag hit. Invalidates valid bits
when a MEXC signal is asserted.
Cache target areas are ASI=8 and ASI=9. Double word loads for these areas are regarded as instruction fetches.
Invalidates if there is a hit to an Atomic-load/Store instruction for ASI=8 and ASI=9 (handles as non-cache).
When FLUSH instructions are executed the IB is also flushed.
5.1.2. Read Buffer (RB)
Has two 64-bit 4-column buffers. Each buffer has a valid-bit which indicates that buffer data address tags and data are
valid. Has 1 tag and 1 valid-bit for double-words.
When buffer replacement is required, replacement is by means of an LRU algorithm.
Outputs data corresponding to the appropriate address to an IMB bus when an address in a load instruction hits a tag.
Reads 4 double-word data from external memory by addresses in sequence from the requested address and outputs data
corresponding to the appropriate addresses to IMB buses when an address in a load instruction misses all RB tags.
Bypasses buffers during execution of load instructions from non-cache areas. Invalidates when a tag is hit.
Handles Atomic-load/Store instructions as non-cache in all areas.
5.1.3. Write Buffer (WB
)
Outputs Store data via FIFO. BIU-BUS output is single transfers. FIFO is 64-bit X (16 columns-6 columns change
possible).
Overwrites to valid locations when, in case of bytes, half words and words, Store instructions are the same address as
the immediately preceding data (a FIFO input column tag is hit). (when Merge & Collapse is enabled).
Controls WB data with valid bits in byte units and reflects to the Byte Enable pin upon output.
Handles Atomic-load/Store instructions as non-cache in all areas.
5.1.4. Buffering Policy
The IB and RB are accessed in the order of instruction execution.
When Store Data hits in the first column of a WB, that data is rewritten. (when Merge and Collapse is enabled).
When Atomic-load/Store instructions are executed, WB contents is first written to memory, and the data is then read
from memory to the RB. If there is a hit in the RB, it is invalidated. Stores are handled as non-cache. After that, Stores
are then executed. Data is then handled as non-cache.
The order of data access between Read Buffers (RB) and Write Buffers (WB) is as shown below.
相关PDF资料 |
PDF描述 |
|---|---|
| MB86931-20ZF-G | 32-BIT, 20 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86931-40ZF-G | 32-BIT, 40 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86933H-20PF-G | 32-BIT, 20 MHz, RISC PROCESSOR, PQFP160 |
| MB86934-60ZF | 32-BIT, 60 MHz, RISC PROCESSOR, CQFP256 |
| MB86936-25/50-PFV-G | 32-BIT, 25 MHz, RISC PROCESSOR, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB86930-30ZF-G-BND | 制造商:FUJITSU 功能描述: |
| MB86941 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86941PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
| MB86942PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite |
发布紧急采购，3分钟左右您将得到回复。