- 您现在的位置：买卖IC网 > PDF目录1851 > MC33984BPNAR2 (Freescale Semiconductor)IC SWITCH HI SIDE DUAL 16-PQFN PDF资料下载
参数资料
| 型号： | MC33984BPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 20/39页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HI SIDE DUAL 16-PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 2 |
| 导通状态电阻： | 4 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-PowerDFN |
| 供应商设备封装： | 16-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
The 33984 has four operating modes: Sleep, Normal,
Fault, and Fail-safe. Table 6 summarizes details contained in
succeeding paragraphs.
Table 6. Fail-safe Operation and Transitions to Other
33984 Modes
FAIL-SAFE AND WATCHDOG
If the FSI input is not grounded, the watchdog timeout
detection is active when either the WAKE or RST input pin
transitions from Logic [0] to Logic [1]. The WAKE input is
capable of being pulled up to V PWR with a series of limiting
resistance that limits the internal clamp current according to
Mode
Sleep
Norma
l
Fault
Fail-
safe
FS
x
1
0
0
1
1
1
WAK
E
0
x
1
x
0
1
1
RST
0
1
x
1
1
1
0
WDT
O
x
No
No
Yes
Comments
Device is in Sleep mode.
All outputs are OFF.
Normal mode.
Watchdog is active if
enabled.
The device is currently
in Fault mode. The
faulted output(s) is (are)
OFF.
Watchdog has timed out
and the device is in Fail-
safe mode. The outputs
are as configured with
the RFS resistor
connected to FSI. RST
the specification.
The watchdog timeout is a multiple of an internal oscillator
and is specified in Table 15 . As long as the WD bit (D7) of an
incoming SPI message is toggled within the minimum
watchdog timeout period (WDTO), based on the
programmed value of the WDR the device will operate
normally. If an internal watchdog timeout occurs before the
WD bit, the device will revert to a Fail-safe mode until the
device is reinitialized.
During the Fail-safe mode, the outputs will be ON or OFF
depending upon the resistor RFS connected to the FSI pin,
regardless of the state of the various direct inputs and modes
except for over-current high and low detection levels and
timing, which are reset to their default value (SOCL, SOCH,
and OCLT). Then the watchdog, over-voltage, over-
temperature, and over-current circuitry (with default value)
are fully operational.
and WAKE must be
transitioned to Logic [0]
Table 7. Output State During Fail-safe Mode
x = Don’t care.
SLEEP MODE
simultaneously to bring
the device out of the
Fail-safe mode or
momentarily tied the FSI
pin to ground.
RFS (k ? )
0
6.0
15
30
High Side State
Fail-safe mode Disabled
Both HS0 and HS1 OFF
HS0 ON, HS1 OFF
Both HS0 and HS1 ON
The default mode of the 33984 is the Sleep mode. This is
the state of the device after first applying battery voltage
(V PWR ), prior to any I/O transitions. This is also the state of
the device when the WAKE and RST are both Logic [0]. In the
Sleep mode, the output and all unused internal circuitry, such
as the internal 5.0 V regulator, are off to minimize current
draw. In addition, all SPI-configurable features of the device
are as if set to Logic [0]. The device will transition to the
Normal or Fail-safe operating modes based on the WAKE
NORMAL MODE
The 33984 is in Normal mode when:
? V PWR is within the normal voltage range.
? RST pin is Logic [1].
? No fault has occurred.
The Fail-safe mode can be detected by monitoring the
WDTO bit D2 of the WD register. This bit is Logic [1] when the
device is in Fail-safe mode. The device can be brought out of
the Fail-safe mode by transitioning the WAKE and RST pins
from Logic [1] to Logic [0] or forcing the FSI pin to Logic [0].
Table 6 summarizes the various methods for resetting the
device from the latched Fail-safe mode.
If the FSI pin is tied to GND, the watchdog Fail-safe
operation is disabled.
LOSS OF V DD
If the external 5.0 V supply is not within specification, or
even disconnected, all register content is reset. The two
outputs can still be driven by the direct inputs IN 1:IN0. The
33984 uses the battery input to power the output MOSFET
related current sense circuitry and any other internal logic
providing fail-safe device operation with no V DD supplied. In
33984
Analog Integrated Circuit Device Data ?
20
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC33988CPNA | IC SWITCH HIGH SIDE DUAL 16QFN |
| MC33997DW | IC SWITCH 3.3/5V SUPPLY 24-SOIC |
| MC34063AD | IC REG BUCK BOOST INV 1.5A 8SOP |
| MC34063AMELG | IC REG BUCK BST INV ADJ 8SOEIAJ |
| MC34063AP | IC REG BUCK BOOST INV 1.5A 8DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC33984CHFK | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984CHFKR2 | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984PNA | 制造商:Freescale Semiconductor 功能描述:POWER SWITCH HI SIDE 30A 16-PIN QFN - Trays |
| MC33984PNAR2 | 制造商:Freescale Semiconductor 功能描述:DUAL INTELLIGENT HIGH-CURRENT SELF-PROTECTED SILICON SWITCH - Tape and Reel |
| MC33988CHFK | 功能描述:电源开关 IC - 配电 DUAL 8MOHMS SMART RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
发布紧急采购，3分钟左右您将得到回复。