- 您现在的位置：买卖IC网 > PDF目录1851 > MC33984BPNAR2 (Freescale Semiconductor)IC SWITCH HI SIDE DUAL 16-PQFN PDF资料下载
参数资料
| 型号： | MC33984BPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 26/39页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HI SIDE DUAL 16-PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 2 |
| 导通状态电阻： | 4 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-PowerDFN |
| 供应商设备封装： | 16-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
DEVICE REGISTER ADDRESSING
The following section describes the possible register
Table 11. Over-current Low Detection Levels
addresses and their impact on device operation.
Address x000 — Status Register (STATR)
The STATR register is used to read the device status and
the various configuration register contents without disrupting
the device operation or the register contents. The register bits
D2:D0, determine the content of the first eight bits of SO data.
When register content is specific to one of the two outputs, bit
D7 is used to select the desired output (SOA3). In addition to
the device status, this feature provides the ability to read the
content of the OCR, SOCHLR, CDTOLR, DICR, OSDR,
WDR, NAR, and UOVR registers. (Refer to the section
Data) .)
SOCL2
(D2)
0
0
0
0
1
1
1
1
SOCL1
(D1)
0
0
1
1
0
0
1
1
SOCL0
(D0)
0
1
0
1
0
1
0
1
Over-current Low Detection
(Amperes)
25
22.5
20
17.5
15
12.5
10
7.5
Address x001 — Output Control Register (OCR)
The OCR register allows the MCU to control the outputs
Table 12. Over-current High Detection Levels
through the SPI. Incoming message bit D0 reflects the
desired states of the high side output HS0 (IN0_SPI): a
Logic [1] enables the output switch and a Logic [0] turns it
OFF. A Logic [1] on message bit D1 enables the Current
Sense (CSNS) pin. Similarly, incoming message bit D2
reflects the desired states of the high side output HS1
SOCH (D3)
0
1
Over-current High Detection
(Amperes)
100
75
(IN1_SPI): Logic [1] enables the output switch and a Logic [0]
turns it OFF. A Logic [1] on message bit D3 enables the
CSNS pin. In the event that the current sense is enabled for
both outputs, the current will be summed. Bit D7 is used to
feed the watchdog if enabled.
Address x010— Select Over-current High and Low
Register (SOCHLR)
The SOCHLR register allows the MCU to configure the
output over-current low and high detection levels,
respectively. Each output is independently selected for
configuration based on the state of the D7 bit; a write to this
register when D7 is Logic [0] will configure the current
detection levels for the HS0. Similarly, if D7 is Logic [1] when
this register is written, HS1 is configured. Each output can be
configured to different levels. In addition to protecting the
device, this slow blow fuse emulation feature can be used to
Address x011 — Current Detection Time and Open Load
Register (CDTOLR)
The CDTOLR register is used by the MCU to determine
the amount of time the device will allow an over-current low
condition before output latches OFF occurs. Each output is
independently selected for configuration based on the state
of the D7 bit. A write to this register when bit 7 is Logic [0] will
configure the timeout for the HS0. Similarly, if D7 is Logic [1]
when this register is written, then HS1 is configured. Bits
D1: D0 allow the MCU to select one of four fault blanking
times defined in Table 13 . Note that these time-outs apply
only to the over-current low detection levels. If the selected
over-current high level is reached, the device will latch off
within 20 ? s .
Table 13. Over-current Low Detection Blanking Time
optimize the load requirements matching system
characteristics. Bits D2 : D0 set the over-current low detection
Bit D3 sets the over-current high detection level to one of two
levels, which is described in Table 12 .
OCLT [1:0]
00
01
10
11
Timing
155 ms
10 ms
1.2 ms
150 ? s
A Logic [1] on bit D2 disables the over-current low
(CD_dis) detection timeout feature. A Logic [1] on bit D3
disables the open load (OL) detection feature.
33984
Analog Integrated Circuit Device Data ?
26
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC33988CPNA | IC SWITCH HIGH SIDE DUAL 16QFN |
| MC33997DW | IC SWITCH 3.3/5V SUPPLY 24-SOIC |
| MC34063AD | IC REG BUCK BOOST INV 1.5A 8SOP |
| MC34063AMELG | IC REG BUCK BST INV ADJ 8SOEIAJ |
| MC34063AP | IC REG BUCK BOOST INV 1.5A 8DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC33984CHFK | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984CHFKR2 | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984PNA | 制造商:Freescale Semiconductor 功能描述:POWER SWITCH HI SIDE 30A 16-PIN QFN - Trays |
| MC33984PNAR2 | 制造商:Freescale Semiconductor 功能描述:DUAL INTELLIGENT HIGH-CURRENT SELF-PROTECTED SILICON SWITCH - Tape and Reel |
| MC33988CHFK | 功能描述:电源开关 IC - 配电 DUAL 8MOHMS SMART RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
发布紧急采购，3分钟左右您将得到回复。