- 您现在的位置：买卖IC网 > PDF目录1851 > MC33984BPNAR2 (Freescale Semiconductor)IC SWITCH HI SIDE DUAL 16-PQFN PDF资料下载
参数资料
| 型号： | MC33984BPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 28/39页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HI SIDE DUAL 16-PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 2 |
| 导通状态电阻： | 4 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-PowerDFN |
| 供应商设备封装： | 16-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Address x111 — TEST
The TEST register is reserved for test and is not
accessible with SPI during normal operation.
SERIAL OUTPUT COMMUNICATION ?
(DEVICE STATUS RETURN DATA)
When the CS pin is pulled low, the output status register is
loaded. Meanwhile, the data is clocked out MSB- (OD7-) first
as the new message data is clocked into the SI pin. The f irs t
eight bits of data clocking out of the SO, and following a CS
transition, are dependant upon the previously written SPI
word.
Any bits clocked out of the SO pin after the first eight will
be representative of the initial message bits clocked into the
SI pin since the CS pin first transitioned to a Logic [0]. This
feature is useful for daisy chaining devices as well as
message verification.
A valid message length is determined following a CS
transition of Logic [0] to Logic [1]. If there is a valid message
length, the data is latched into the appropriate registers. A
valid message length is a multiple of eight bits. At this time,
the SO pin is tri-stated and the fault status register is now
able to accept new fault status information.
The output status register correctly reflects the status of
the STATR-selected register data at the time that the CS is
pulled to a Logic [0] during SPI communication and / or for the
period of time since the last valid SPI communication, with
the following exceptions:
? The previous SPI communication was determined to be
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
? Battery transients below 6.0 V resulting in an under-
voltage shutdown of the outputs may result in incorrect
data loaded into the status register. The SO data
transmitted to the MCU during the first SPI
communication following an under-voltage V PWR
condition should be ignored.
? The RST pin transition from a Logic [0] to Logic [1] while
the WAKE pin is at Logic [0] may result in incorrect data
loaded into the status register. The SO data transmitted
to the MCU during the first SPI communication following
this condition should be ignored.
SERIAL OUTPUT BIT ASSIGNMENT
The 8 bits of serial output data depend on the previous
serial input message, as explained in the following
paragraphs. Table 16 summarizes the SO register content.
Bit OD7 reflects the state of the watchdog bit (D7)
addressed during the prior communication. The value of the
previous D7 will determine which output the status
information applies to for the Fault (FLTR), SOCHLR,
CDTOLR, and DICR registers. SO data will represent
information ranging from fault status to register contents,
user selected by writing to the STATR bits D2:D0. Note that
the SO data will continue to reflect the information for each
output (depending on the previous D7 state) that was
selected during the most recent STATR write until changed
with an updated STATR write.
Previous Address SOA[2:0] = 000
If the previous three MSBs are 000, bits OD6 : OD0 will
reflect the current state of the Fault register (FLTR)
corresponding to the output previously selected with the bit
OD7 ( Table 17 ).
Previous Address SOA[2:0] = 001
Data in bits OD1:OD0 contain CSNS0 EN and IN0_SPI
programmed bits, respectively. Data in bits OD3:OD2 contain
CSNS0 EN and IN0_SPI programmed bits, respectively.
Previous Address SOA[2:0] = 010
The data in bit OD3 contain the programmed over-current
high detection level (refer to Table 12 ), and the data in bits
OD2:OD0 contain the programmed over-current low
detection levels (refer to Table 13 ).
33984
Analog Integrated Circuit Device Data ?
28
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC33988CPNA | IC SWITCH HIGH SIDE DUAL 16QFN |
| MC33997DW | IC SWITCH 3.3/5V SUPPLY 24-SOIC |
| MC34063AD | IC REG BUCK BOOST INV 1.5A 8SOP |
| MC34063AMELG | IC REG BUCK BST INV ADJ 8SOEIAJ |
| MC34063AP | IC REG BUCK BOOST INV 1.5A 8DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC33984CHFK | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984CHFKR2 | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984PNA | 制造商:Freescale Semiconductor 功能描述:POWER SWITCH HI SIDE 30A 16-PIN QFN - Trays |
| MC33984PNAR2 | 制造商:Freescale Semiconductor 功能描述:DUAL INTELLIGENT HIGH-CURRENT SELF-PROTECTED SILICON SWITCH - Tape and Reel |
| MC33988CHFK | 功能描述:电源开关 IC - 配电 DUAL 8MOHMS SMART RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
发布紧急采购，3分钟左右您将得到回复。