- 您现在的位置：买卖IC网 > PDF目录1851 > MC33984BPNAR2 (Freescale Semiconductor)IC SWITCH HI SIDE DUAL 16-PQFN PDF资料下载
参数资料
| 型号： | MC33984BPNAR2 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 27/39页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HI SIDE DUAL 16-PQFN |
| 标准包装： | 1,200 |
| 类型： | 高端 |
| 输入类型： | SPI |
| 输出数： | 2 |
| 导通状态电阻： | 4 毫欧 |
| 电源电压： | 6 V ~ 27 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-PowerDFN |
| 供应商设备封装： | 16-PQFN（12x12） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Address x100 — Direct Input Control Register (DICR)
The DICR register is used by the MCU to enable, disable,
Table 14. Switching Delay
or configure the direct IN pin control of each output. Each
output is independently selected for configuration based on
OSD [2:0] (D2 : D0)
Turn ON Delay (ms) Turn ON Delay (ms)
HS0 HS1
the state of bit D7. A write to this register when bit D7 is
Logic [0] will configure the direct input control for the HS0.
Similarly, if D7 is Logic [1] when this register is written, then
HS1 is configured.
A Logic [0] on bit D1 will enable the output for direct control
by the IN pin. A Logic [1] on bit D1 will disable the output from
direct control. While addressing this register, if the input was
enabled for direct control, a Logic [1] for the D0 bit will result
in a Boolean AND of the IN pin with its corresponding D0
message bit when addressing the OCR register. Similarly, a
Logic [0] on the D0 pin results in a Boolean OR of the IN pin
with the corresponding message bits when addressing the
OCR register.
000
001
010
011
100
101
110
111
0
0
150
150
300
300
450
450
0
75
150
225
300
375
450
525
The DICR register is useful if there is a need to
independently turn on and off several loads that are PWM’d
at the same frequency and duty cycle with only one PWM
signal. This type of operation can be accomplished by
connecting the pertinent direct IN pins of several devices to a
PWM output port from the MCU and configuring each of the
outputs to be controlled via their respective direct IN pin. The
DICR is then used to Boolean AND the direct IN(s) of each of
the outputs with the dedicated SPI bit that also controls the
output. Each configured SPI bit can now be used to enable
Address 1101 — Watchdog Register (WDR)
The WDR register is used by the MCU to configure the
watchdog timeout. Watchdog timeout is configured using bits
D1:D0. When D1:D0 bits are programmed for the desired
watchdog timeout period, the WD bit (D7) should be toggled
as well, ensuring the new timeout period is programmed at
Table 15. Watchdog Timeout
and disable the common PWM signal from controlling its
assigned output.
A Logic [1] on bit D2 is used to select the high ratio (C SR1 , ?
1/41000) on the CSNS pin for the selected output. The
default value [0] is used to select the low ratio (C SR0 , ?
1/20500). A Logic [1] on bit D3 is used to select the high
speed slew rate for the selected output. The default value [0]
corresponds to the low speed slew rate.
Address 0101 — Output Switching Delay Register (OSDR)
WD [1:0] (D1: D0)
00
01
10
11
Timing (ms)
620
310
2500
1250
The OSDR register configures the device with a
programmable time delay that is active during Output ON
transitions initiated via the SPI (not via direct input).
A write to this register configures both outputs for different
delay. Whenever the input is commanded to transition from
Logic [0] to Logic [1], both outputs will be held OFF for the
time delay configured in the OSDR. The programming of the
contents of this register have no effect on device Fail-safe
Mode operation. The default value of the OSDR register is
000, equating to no delay. This feature allows the user a way
to minimize inrush currents, or surges, thereby allowing loads
to be switched ON with a single command. There are eight
selectable output switching delay times that range from 0ms
Address 0110 — No Action Register (NAR)
The NAR register can be used to no-operation fill SPI data
packets in a daisy chain SPI configuration. This allows
devices to not be affected by commands being clocked over
a daisy-chained SPI configuration, and by toggling the WD bit
(D7), the watchdog circuitry will continue to be reset while no
programming or data readback functions are being requested
from the device.
Address 1110 — Under-voltage/Over-voltage Register
(UOVR)
The UOVR register can be used to disable or enable over-
voltage and/or under-voltage protection. By default
(Logic [0]), both protections are active. When disabled, an
under-voltage or over-voltage condition fault will not be
reported in the output fault register.
33984
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
27
相关PDF资料 |
PDF描述 |
|---|---|
| MC33988CPNA | IC SWITCH HIGH SIDE DUAL 16QFN |
| MC33997DW | IC SWITCH 3.3/5V SUPPLY 24-SOIC |
| MC34063AD | IC REG BUCK BOOST INV 1.5A 8SOP |
| MC34063AMELG | IC REG BUCK BST INV ADJ 8SOEIAJ |
| MC34063AP | IC REG BUCK BOOST INV 1.5A 8DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC33984CHFK | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984CHFKR2 | 功能描述:电源开关 IC - 配电 Dual 4mOhms smart RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC33984PNA | 制造商:Freescale Semiconductor 功能描述:POWER SWITCH HI SIDE 30A 16-PIN QFN - Trays |
| MC33984PNAR2 | 制造商:Freescale Semiconductor 功能描述:DUAL INTELLIGENT HIGH-CURRENT SELF-PROTECTED SILICON SWITCH - Tape and Reel |
| MC33988CHFK | 功能描述:电源开关 IC - 配电 DUAL 8MOHMS SMART RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
发布紧急采购，3分钟左右您将得到回复。