参数资料
型号: MC68CK338CPV14B1
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
封装: PLASTIC, TQFP-144
文件页数: 130/133页
文件大小: 944K
代理商: MC68CK338CPV14B1
MOTOROLA
MC68CK338
96
MC68CK338TS/D
NOTE
This bit field affects both SASM channels, not just channel A.
IEN — Interrupt Enable
This control bit enables interrupts when FLAG is set and the IL[2:0] field is non-zero.
0 = Interrupts disabled
1 = Interrupts enabled
BSL — Time Base Bus Select
This control bit selects the time base bus connected to the SASM.
0 = Time base bus A selected
1 = Time base bus B selected
IN — Input Pin Status
In input mode (IC), the IN bit reflects the logic state present on the corresponding input pin after being
Schmitt triggered and synchronized.
In the output modes (OC, OCT and OP), the IN bit value reflects the state of the output flip-flop.
The IN bit is a read-only bit. Reset has no effect on this bit.
NOTE
The input of SASM12A is internally connected to I/O pin CTD29 and will read the
state of that pin. The input of SASM12B is internally connected to I/O pin CTD26
and will read the state of that pin.
FORCE — Force Compare Control
In the IC and OP modes, FORCE is not used and writing to it has no effect.
In the OC and OCT modes, FORCE is used by software to cause the output flip-flop (and the output
pin) to behave as though an output compare had occurred. In OC and OCT mode, setting FORCE caus-
es the value of EDOUT to be transferred to the output of the output flip-flop. Internal synchronization
ensures that the correct level appears on the output pin when a new value is written to EDOUT and
FORCE is set at the same time.
0 = No action
1 = Force output flip-flop to behave as if an output compare has occurred
FORCE is cleared by reset and always reads as zero.
NOTE
FLAG is not affected by the use of the FORCE bit.
EDOUT — Edge Detect and Output Level
In IC mode, EDOUT is used to select the edge that triggers the input capture circuitry.
0 = Input capture on falling edge
1 = Input capture on rising edge
In OC and OCT mode, the EDOUT bit is used to latch the value to be output to the pin on the next output
compare match or when the FORCE is set. Internal synchronization ensures that the correct level ap-
pears on the output pin when a new value is written to EDOUT and FORCE is set at the same time.
Reading EDOUT returns the previous value written.
In OP mode, the value of EDOUT is output to the corresponding pin. Reading EDOUT returns the pre-
vious value written.
MODE[1:0] — SASM Operating Mode
This bit field selects the mode of operation for the SASM channel. Refer to Table 57.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料
PDF描述
MC68CK338CPV14 32-BIT, 14.4 MHz, MICROCONTROLLER, PQFP144
MC68EN360CRC25 32-BIT, 25 MHz, RISC MICROCONTROLLER, CPGA241
MC68F333FE 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, CQFP160
MC68F333FC 32-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP160
MC68HC000L12F 16-BIT, 16.67 MHz, MICROPROCESSOR, CDIP64
相关代理商/技术参数
参数描述
MC68CM16Z1 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68E360VR25VLR2 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68E360ZP25VLR2 功能描述:IC MPU QUICC 32BIT 357-PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:1 系列:MPC85xx 处理器类型:32-位 MPC85xx PowerQUICC III 特点:- 速度:1.2GHz 电压:1.1V 安装类型:表面贴装 封装/外壳:783-BBGA,FCBGA 供应商设备封装:783-FCPBGA(29x29) 包装:托盘