参数资料
型号: MC68EN302CPV20BT
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封装: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件页数: 70/128页
文件大小: 641K
代理商: MC68EN302CPV20BT
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-7
a bit in INTR_EVENT, a one must be written to that bit position. Writing a zero will not
change the value of the bit. This register is cleared upon a hardware reset.
15–11—Reserved. Should be written to zero by the host processor.
HBERR—Heartbeat Error.
When HBC is set, a Heartbeat was not detected within the Heartbeat window following a
transmission.
BABR—Babbling Receiver Error.
Indicates a frame longer than 1520 bytes was received. According to 802.3, frames should
not exceed 1518 bytes but two bytes of slop is allowed. Receive frames exceeding 1520
bytes in length are truncated to prevent receive buffer overflow.
BABT—Babbling Transmitter Error.
The transmitted frame length has exceeded 1520 bytes. This condition is usually caused by
a frame that is too long being placed into the transmit data buffer(s).
GRA—Graceful Stop Complete.
A graceful stop, initiated by the setting of GTS, is now complete. Once the frame that was
in progress when GTS was set has transmitted, this bit is set. If the start of a second frame
is in the FIFO, GRA will be set after the transmission of the second frame. GRA is also set
after EBERR.
BOD—BackOff Done.
Indicates that the backoff timer has expired. This interrupt is used only for production testing
and should normally be ignored. (Set BODEN = 0)
EBERR—Ethernet Bus Error occurred.
Indicates that a bus error occurred when the Ethernet controller was bus master. The
BDERR bits in the EDMA register indicate which buffer descriptor was being used at the
time of the bus error. Once any frames currently in the transmit FIFO have completed
transmission and their status is written to the appropriate buffer descriptor, the GRA bit is
set. If no frames or only a partial frame is in the transmit FIFO, the GRA bit is set immediately
causing the partial frame to become an underrun truncated with a bad CRC.
TFINT—Transmit Frame Interrupt.
Indicates that a frame has been transmitted and that the last corresponding buffer descriptor
has been updated.
RFINT—Receive Frame Interrupt.
Indicates that a frame has been received and that the last corresponding buffer descriptor
has been updated.
15
14
13
12
11
10
9876543210
00000
HBERR BABR BABT
GRA
BOD EBERR TFINT RFINT
BSY
TXB
RXB
相关PDF资料
PDF描述
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68302FC16CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68LC302PU20CT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302PV25BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
相关代理商/技术参数
参数描述
MC68EN302PV20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV20BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68EN302PV25 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV25BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68EN360AI25L 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324