参数资料
型号: MC68EN302CPV20BT
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封装: 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144
文件页数: 96/128页
文件大小: 641K
代理商: MC68EN302CPV20BT
Table of Contents
Paragraph
Title
Page
Number
viii
MC68EN302 USER’S MANUAL
MOTOROLA
3.6.2
Read and Write Cycle Operation ............................................................ 3-4
3.7
Refresh Operation................................................................................... 3-5
3.8
DRAM Controller I/O ............................................................................... 3-6
3.8.1
Control Signal Pins ................................................................................. 3-6
3.8.2
Column Address Strobes (CAS1–CAS0)................................................ 3-6
3.8.3
Row Address Strobes (RAS1–RAS0) ..................................................... 3-6
3.8.4
DRAM Read/Write (DRAMRW) .............................................................. 3-6
3.8.5
Address Mux (AMUX) ............................................................................. 3-7
3.8.6
Parity (PARITY1–PARITY0) ................................................................... 3-7
3.8.7
Muxing Scheme ...................................................................................... 3-7
Section 4
ETHERNET Controller
4.1
Register Description.................................................................................4-2
4.1.1
Ethernet Control Register (ECNTRL).......................................................4-3
4.1.2
Ethernet DMA Configuration Status Register (EDMA).............................4-3
4.1.3
Ethernet Maximum Receive Buffer Length (EMRBLR)............................4-5
4.1.4
Interrupt Vector Register (IVEC) ..............................................................4-6
4.1.5
Interrupt Event Register (INTR_EVENT) .................................................4-6
4.1.6
Interrupt Mask Register (INTR_MASK)....................................................4-8
4.1.7
Ethernet Configuration (ECNFIG) ............................................................4-9
4.1.8
Ethernet Test (ETHER_TEST)...............................................................4-10
4.1.9
AR Control Register (AR_CNTRL).........................................................4-11
4.2
Ethernet Buffer Descriptors....................................................................4-12
4.2.1
Ethernet Receive Buffer Descriptor (Rx BD)..........................................4-13
4.2.2
Ethernet Transmit Buffer Descriptor ......................................................4-16
4.3
DMA and Buffer Descriptor Logic ..........................................................4-18
4.3.1
Buffer Descriptor Logic ..........................................................................4-18
4.3.2
DMA Logic .............................................................................................4-19
4.4
Transmit and Receive FIFOs .................................................................4-19
4.4.1
Transmit FIFO........................................................................................4-19
4.4.2
Receive FIFO.........................................................................................4-20
4.5
Ethernet Protocol Logic..........................................................................4-20
4.5.1
Ethernet Transmit ..................................................................................4-20
4.5.2
Ethernet Receive ...................................................................................4-21
4.5.3
Ethernet Loopback.................................................................................4-22
4.6
Ethernet AR (Address Recognition).......................................................4-22
4.6.1
Buffer Descriptor Modification................................................................4-23
4.6.2
Writing Addresses into Tables ...............................................................4-25
4.6.3
Reading Addresses from Tables............................................................4-27
Section 5
Signal Descriptions
5.1
Pin/Signal Combinations..........................................................................5-1
5.2
MC68EN302/MC68302 Common Signals ...............................................5-4
5.3
MC68302 Signals Removed or Redefined...............................................5-5
相关PDF资料
PDF描述
MC68302FC20CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68302FC16CR2 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
MC68LC302PU20CT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100
MC68EN302PV25BT 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
MC68302PV33C 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
相关代理商/技术参数
参数描述
MC68EN302PV20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV20BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68EN302PV25 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet
MC68EN302PV25BT 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA(25x25) 包装:托盘
MC68EN360AI25L 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324