- 您现在的位置：买卖IC网 > PDF目录45215 > MC68EN302CPV20BT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 PDF资料下载
参数资料
| 型号： | MC68EN302CPV20BT |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封装： | 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-144 |
| 文件页数： | 87/128页 |
| 文件大小： | 641K |
| 代理商： | MC68EN302CPV20BT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页当前第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
ETHERNET Controller
4-22
MC68EN302 REFERENCE MANUAL
MOTOROLA
Receive Frame Status
— Generates the M, LG, NO, SH, CR, OV and CL status fields which are written into
the end of frame receive buffer descriptor to provide status on the reception of the
frame. The definition of these fields is based on the Layer Management section of
the 802.3 standard.
The serial interface consists of TCLK, TENA, TX, RCLK, RENA, RX and CLSN. The polarity
of the TENA, TX, RENA, RX and CLSN signals is positive (1 or asserted = Voh or Vih). Zero
or more RCLK cycles are required following the deassertion of RENA at the end of a receive
frame. Logic in this module will detect end of receive frame condition and switch in TCLK if
necessary to complete flushing the frame through the receive data path and into the receive
FIFO.
4.5.3 ETHERNET LOOPBACK
The transmit to receive loopback function is selected by the LOOP bit in the ECNFIG
register. While in the internal loopback mode, TENA will not assert. Any assertion of RENA
and CLSN will be ignored.
4.6 ETHERNET AR (ADDRESS RECOGNITION)
The MC68EN302 supports 64-entry internal address recognition with 48 bit address
matching for receive address filtering. Address Recognition memory is written as a normal
memory cycle. Note that unused entries in the AR memory map do not return DTACK if
accessed.
There are two modes for address recognition: perfect entries, and hash mode. The mode
selected determines the way in which memory is partitioned. When perfect-entry mode is
selected, the entire memory is devoted to storing addresses for 64 perfect matches. When
hash mode is selected, 8 bytes are used to store a logical address filter, and 372 bytes are
used to store addresses for 62 perfect matches.
In hash mode, a logical address filter mask is used which requires the processor to perform
final filtering. As the incoming data stream goes through the CRC Generator, once the 48th
bit of the destination address has passed this circuitry, the six most significant bits of the
CRC are sampled. Those 6 bits become an address which selects one of the 64 bits in the
logical address filter mask. If the mask bit selected is a “1”, the address matches and the
packet is accepted. When programming the hash table, the task of mapping a destination
address to one of 64 bit positions requires a computer program to generate the CRC codes
for the addresses desired. The 6 most significant bits of a given addresses’ CRC becomes
the pointer into that addresses’ hash table entry. For Ethernet, the CRC polynomial is
CRC32 or:
X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1
There is no rule on what type of address can be used in which type of address matching
mode. Either physical or multicast addresses may be stored as either a perfect match or
hash table entries. If an address matches both a perfect entry and a hash entry, the perfect
entry takes precedence.
相关PDF资料 |
PDF描述 |
|---|---|
| MC68302FC20CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68302FC16CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68LC302PU20CT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302PV25BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302PV33C | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68EN302PV20 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV20BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68EN302PV25 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor with Ethernet |
| MC68EN302PV25BT | 功能描述:IC MPU MULTI-PROTOCOL 144-LQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:M683xx 标准包装:2 系列:MPC8xx 处理器类型:32-位 MPC8xx PowerQUICC 特点:- 速度:133MHz 电压:3.3V 安装类型:表面贴装 封装/外壳:357-BBGA 供应商设备封装:357-PBGA（25x25） 包装:托盘 |
| MC68EN360AI25L | 功能描述:微处理器 - MPU QUICC ETHRN RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。