- 您现在的位置：买卖IC网 > PDF目录11749 > MCZ33781EK (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF资料下载
参数资料
| 型号： | MCZ33781EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 27/44页 |
| 文件大小： | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 标准包装： | 42 |
| 应用： | 车载系统 |
| 接口： | SPI |
| 电源电压： | 4.75 V ~ 5.25 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Analog Integrated Circuit Device Data
Freescale Semiconductor
33
33781
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
edge of CS0 after a SPI0 write to the associated DnRnH/L
registers. It is set to 1 once the DBUS state machine
completes sending the DnRnH/L data in the buffer over the
DBUS.
If SPI0 attempts to write to a transmit register that is not
empty, the new command will be ignored.
SDS - Signal Mode Shutdown
0 = Bus driver is active.
1 = High side or low side bus driver had a current
shutdown during signal mode in this DBUS transaction.
The bus driver current is independently sensed on both the
high side and the low side of the driver during signaling mode.
This bit is set if either driver exceeds the over-current
detection threshold for greater than the delay time. In that
event, the driver is disabled (becomes high-impedance) for
the remainder of that DBUS transaction.
The MCU can use this bit along with other fault condition
bits to detect that the data in this buffer may be invalid.
RNE–Receive Register Not Empty Bit
0 = No new data ready.
1 = Data is available to be read.
This bit is set when the DBUS writes to the associated
DnRnH and DnRnL registers. The bit is cleared on the rising
edge of CS0 after a read of the DnRn STAT register. This bit
is cleared even if a SPI0 framing error occurred during the
SPI burst transfer that read the receive register.
This bit will not be set if the VSUP voltage falls below the
low voltage detect threshold for longer than the VSUP low
mask time during the associated bus transfer.
ICL - Idle Mode Double Current Limit Bit (Idle Mode
Shutdown)
0 = Idle mode current limit not active.
1 = Idle mode current limit active.
During Idle mode, the current limit is independently sensed
on both the high side and the low side of the bus driver. An
over-current fault condition occurs if either DnH or DnL is
within the sourcing or sinking limit (500mA). This is
characterized by both DnH and DnL voltage levels being
simultaneously at either ground or the bus voltage VBUS.
The ICL bit is set and the drivers are disabled if either of
the following conditions are true:
the fault condition occurs continuously for 2.5
μs
the fault condition occurs four times with 50
μs or less
between occurrences
Figure 27 shows a representation of the over-current fault
condition circuitry.
Figure 27. Over-current Fault Condition for ICL Bit
Fix[0:1] - Fixed Bits
These are hard coded bits - FIX0 is always zero and FIX1
is always one. These bits are the last two bits transmitted
during the SPI message. Since their values are always fixed,
these bits enable the Main MCU software to determine if the
SPI data was shifted due to one too many, or one too few SPI
clocks.
DnCTRL REGISTER
The read/write DnCTRL register sets up conditions to be
used on the DBUS. There are four of these registers, one for
each of the buses. The bit assignments are shown in
Figure 28. Dn Control Register Bit Assignment
Each bus n has an associated DnCTRL register. This
register should be written to before data is sent over its bus.
A write to the register will abort any current activity on the bus.
Any bit changes will take place on the next DBUS transaction
following the conclusion of the SPI write to the register. Refer
to the Protocol Engine section for more detail.
DLY[B:A]–Interframe Delay for Channel n
These bits specify the minimum delay between transfer
frames on the bus as illustrated in Table 10. For example,
when DLY[B:A] is set to 00, there is a minimum of four bit
times of IDLE voltage level. The time is measured from the
end of a DBUS transaction (signaled by the start of the signal
high to IDLE voltage transition) to the start of a new DBUS
transaction (signaled by the start of the IDLE voltage to signal
high transition).
LIM_DH_H
LIM_DL_H
LIM_DH_L
LIM_DL_L
Over-current Fault
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
-
DLYB
DLYA
-
LOOP1
LOOP0
MS
Reset
0
Table 10. DLY[B:A] Frame Spacing
DLY[B:A]
Minimum Delay Between Frames
(Bit Times)
00
4
01
5
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E14B18PB | CONN PLUG 18POS STRAIGHT W/PINS |
| PIC18LF4221-I/ML | IC PIC MCU FLASH 2KX16 44QFN |
| VE-B4D-IX-F3 | CONVERTER MOD DC/DC 85V 75W |
| UPL2000-D19 | BNC PLUG CRIMP STR BELDEN 1855A |
| UPL2000-D1 | BNC PLUG CRIMP STR 7538 CABLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33784EF | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33789AE | 功能描述:网络控制器与处理器 IC Airbag ASSP RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。