- 您现在的位置：买卖IC网 > PDF目录11749 > MCZ33781EK (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF资料下载
参数资料
| 型号： | MCZ33781EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 30/44页 |
| 文件大小： | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 标准包装： | 42 |
| 应用： | 车载系统 |
| 接口： | SPI |
| 电源电压： | 4.75 V ~ 5.25 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Analog Integrated Circuit Device Data
36
Freescale Semiconductor
33781
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
SWLEN[3:0]–Short Word Length in Bits
These bits specify the bit length of the short word
command that will be sent onto the specified DBUS channel.
The reset value for these bits is 1000 (8 bits), which is the
default DSI value. Allowed SWLEN[3:0] values range from
8 bits to 15 bits. If an attempt is made to write a value that is
less than 8 bits, a 1 is automatically written to SWLEN3,
thereby making the register value greater than or equal to 8
bits.
CRCLEN[3:0]–CRC Length in Bits
These bits specify the bit length of CRCs that are sent out
with commands and read back in. The length is valid for both
short and long word commands. The reset value for these
bits is 0100 (4 bits), which is the default DSI value. Allowed
CRCLEN[3:0] values range from 0 bits (no CRC) to 8 bits. If
an attempt is made to write a value that is greater than 8 bits,
the value 8 (1000) is automatically written into this register.
The CRCLEN[3:0] value overrides the CRCPOLY and
CRCSEED bit values that are beyond what the CRCLEN[3:0]
specifies.
DnSSCTRL REGISTERS
These registers control the operation of the spread
spectrum circuits.
A write to the register will abort any current activity on the
bus. Any bit changes will take place on the next DBUS
transaction following the conclusion of the SPI write to this
register. The bit assignments are shown in Figure 33.
Figure 33. Dn Spread Spectrum Control Register Bit Assignment
DEV[2:0]–Spread Spectrum Frequency Deviation for
Channel n
These bits control the frequency deviation of the spread
spectrum signalling.
DEV[2:0] = 000 - No Deviation.
DEV[2:0] = 001 - 16 1/64 MHz periods Max Deviation
DEV[2:0] = 010 - 32 1/64 MHz periods Max Deviation
DEV[2:0] = 011 - 64 1/64 MHz periods Max Deviation
DEV[2:0] = 100 - 78 1/64 MHz periods Max Deviation
The deviation is the max number of 1/64MHz time periods
which are randomly added to the base time period to achieve
the spread spectrum effect. So for example, if you choose
DEV=011, the bit time will randomly vary from the base time
period to the base time period plus 1
μsec in 64 equal steps.
The mode with deviation disabled may be used to achieve
fine control of the bit rate without frequency spreading.
DnFSEL REGISTERS
These read/write registers control the spread spectrum
base time period. There are four of these registers, one for
each DBUS channel. The bit assignments are shown in
A write to one of these registers will abort any current
activity on the bus. Any bit changes will take place on the next
DBUS transaction following the conclusion of the SPI write to
the register. Refer to the Spread Spectrum section for more
detail.
Figure 34. Dn Frequency Selection Register Bit Assignments
DnFSEL[7:0] - Channel Frequency Selection Bits
These bits select the channel base time period. These bits
determine the minimum bit time (maximum bit frequency for
a channel. The equation for the minimum bit time is:
((1/16*fCLK) x (320 +2x)) where x = 0 to 255 (decimal)
The hex value for x in the equation is represented by the
FSEL[7:0] bits
With a 4MHz clock and these bits set to zero the max bit
rate is 200kbps. Table 8 gives some examples of the max bit
rate and minimum bit time for fCLK = 4.0MHz.
MASKID REGISTER
This read-only register contains seven mask ID bits for the
silicon. This ID can reflect the version, design change
number, or other encoded information. The purpose is for the
central module CPU to be able to know what version of silicon
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
-
DEV2
DEV1
DEV0
Reset
0
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
FSEL7
FSEL6
FSEL5
FSEL4
FSEL3
FSEL2
FSEL1
FSEL0
Reset
0
1
0
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E14B18PB | CONN PLUG 18POS STRAIGHT W/PINS |
| PIC18LF4221-I/ML | IC PIC MCU FLASH 2KX16 44QFN |
| VE-B4D-IX-F3 | CONVERTER MOD DC/DC 85V 75W |
| UPL2000-D19 | BNC PLUG CRIMP STR BELDEN 1855A |
| UPL2000-D1 | BNC PLUG CRIMP STR 7538 CABLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33784EF | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33789AE | 功能描述:网络控制器与处理器 IC Airbag ASSP RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。