- 您现在的位置：买卖IC网 > PDF目录11749 > MCZ33781EK (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF资料下载
参数资料
| 型号： | MCZ33781EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 29/44页 |
| 文件大小： | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 标准包装： | 42 |
| 应用： | 车载系统 |
| 接口： | SPI |
| 电源电压： | 4.75 V ~ 5.25 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Analog Integrated Circuit Device Data
Freescale Semiconductor
35
33781
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
bit is cleared or the ISDD bit is set, or if the high side or low
side pseudo bus thermal limit is exceed. It is necessary to
write a one to the BSWL bit to close the switch again.
EN – Controls Enabling and Disabling of Channel
0 = The Channel is disabled.
1 = The Channel is enabled.
When the channel is disabled, the channel addressed
buffer data bits, the status register bits, and the buffer
pointers are reset. Any DBUS transfer that was in progress is
stopped. If the write is to channel 0, the pseudo bus switches
are also opened and the BSWH and BSWL bits are cleared.
The EN bit is also cleared and the channel disabled if a
thermal shutdown occurs. It is necessary to write a 1 to the
EN bit to turn it back on.
DnPOLY REGISTERS
These read/write registers control the polynomial used for
calculating the CRC that is transmitted/received on the DBUS
channels. There are four of these registers, one for each
DBUS channel. The bit assignments are shown in Figure 30.
Figure 30. Dn Polynomial Register Bit Assignments
Each bit represents a polynomial term in the CRC
equation. Bit 7 represents x7, bit 6 represents x6, and so on.
Both the short and long word command use the same
polynomial. The polynomial bits beyond what is specified in
the CRCLEN[3:0] registers are ignored, and the most
significant term of each polynomial is assumed to be on. So,
for example, to represent a 6-bit CRC with a polynomial of
x6+ x3 + 1, the value in DnPOLY is xx001001. Bits 7 and 6 are
ignored in this case. These registers reset to 00010001 (x4 +
1), which is the default DSI value (bit 4 does not need to be
on for this case, but is included for readability).
A write to the register will abort any current activity on the
bus. Any bit changes will take place on the next DBUS
transaction following the conclusion of the SPI write to the
register.
DnSEED REGISTERS
These read/write registers control the initial value, or seed,
used for calculating the CRC that is transmitted/received on
the DBUS channels. There are four of these registers, one for
each DBUS channel. The bit assignments are shown in
Figure 31. Dn CRC Seed Register Bit Assignments
The bits in these registers form a word that is used as the
seed for the CRC calculations. Both the short and long word
commands use the same seed. The seed bits beyond what is
specified in the CRCLEN[3:0] registers are ignored. So, for
example, to represent a 6-bit CRC with a seed 010101, the
value in DnSEED is xx010101. Bits 7 and 6 are ignored in this
case. These registers reset to 00001010, which is the default
DSI value.
A write to the register will abort any current activity on the
bus. Any bit changes will take place on the next DBUS
transaction following the conclusion of the SPI write to the
register.
DnLENGTH REGISTERS
These read/write registers control the short word lengths
and CRC lengths for data that is transmitted/received on the
DBUS channels. There are four of these registers, one for
each DBUS channel. The bit assignments are shown in
Figure 32. Dn Short Word and CRC Length Register Bit Assignments
A write to the register will abort any current activity on the
bus. Any bit changes will take place on the next DBUS
transaction following the conclusion of the SPI write to the
register.
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
CRCPOLY7 CRCPOLY6 CRCPOLY5 CRCPOLY4 CRCPOLY3 CRCPOLY2 CRCPOLY1 CRCPOLY0
Reset
0
1
0
1
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
CRCSEED7 CRCEED6 CRCEED5 CRCEED4 CRCEED3 CRCEED2 CRCEED1 CRCEED0
Reset
0
1
0
1
0
SPI Data Bit
Bit 7
6
5
4
3
2
1
0
Read/Write
SWLEN3
SWLEN2
SWLEN1
SWLEN0
CRCLEN3
CRCLEN2
CRCLEN1
CRCLEN0
Reset
1
0
1
0
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E14B18PB | CONN PLUG 18POS STRAIGHT W/PINS |
| PIC18LF4221-I/ML | IC PIC MCU FLASH 2KX16 44QFN |
| VE-B4D-IX-F3 | CONVERTER MOD DC/DC 85V 75W |
| UPL2000-D19 | BNC PLUG CRIMP STR BELDEN 1855A |
| UPL2000-D1 | BNC PLUG CRIMP STR 7538 CABLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33784EF | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33789AE | 功能描述:网络控制器与处理器 IC Airbag ASSP RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。