- 您现在的位置：买卖IC网 > PDF目录11749 > MCZ33781EK (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF资料下载
参数资料
| 型号： | MCZ33781EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 7/44页 |
| 文件大小： | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 标准包装： | 42 |
| 应用： | 车载系统 |
| 接口： | SPI |
| 电源电压： | 4.75 V ~ 5.25 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
Analog Integrated Circuit Device Data
Freescale Semiconductor
15
33781
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
The 33781 is intended to be used as a master device in a
distributed system. It contains both protocol generators and
physical interfaces, to allow an MCU to communicate with
devices on the bus using two different SPI interfaces. Four
differential buses are provided. The physical layer uses a
two-wire bus to carry power and signal. The physical layer
uses wave-shaped voltage signals for commands from the
master and wave-shaped current signals for responses from
the slaves. The protocol and physical layer conform to the
DSI 2.02 specification.
The equivalent bus capacitance consists of capacitors
connected between the two bus wires and capacitors
between the bus wires and ground. Because the voltage
change on either of the bus wires to ground is only 1/2 the
amount of change between the two bus wires, the
capacitance to ground only conducts half as much current as
it would if connected directly across the bus. The equivalent
bus capacitance of a capacitor to ground from the bus wires
is one half of the actual amount of the capacitor. The amount
of capacitance from either bus wire to ground should be kept
the same in order to achieve the lowest radiated EMI energy.
The 2.2nF capacitors required between the bus wires and
ground result in an equivalent of 1.1nF of capacitance across
the bus as seen by either bus wire.
Table 5 shows the voltages used for operation. Low side
(LS) is the bus wire that is the most negative and high side
(HS) is the bus wire that is the most positive. Figure 5 shows
the bus waveforms in normal operation.
FUNCTIONAL PIN DESCRIPTIONS
RESET (RST)
When pulled low, this will reset all internal registers to a
known state as indicated in the section entitled SPI0 Register
CHIP SELECT n (CSn)
This input is used to select the SPIn port when pulled to
ground. When high, the associated SPIn port signals are
ignored. The SPIn transaction is signaled as completed when
this signal returns high.
MASTER OUT/SLAVE IN 0 (MOSI0)
This is the SPI data input to the device. This data is
sampled on the positive (rising) edge of SCLK0. There is no
MOSI pin or function for SPI1.
SERIAL CLOCK (SCLKn)
This is the clock signal from the SPIn master device. It
controls the clocking of data to SPIn and data reads from the
SPIn.
MASTER IN/SLAVE OUT (MISOn)
This is the SPIn data from SPIn to the SPIn master. Data
changes on the negative (falling) transition of the associated
SCLKn.
CLOCK (CLK)
This is the main clock source for the internal logic. It must
be 4.0MHz.
GROUND (GND)
Ground source for DSI/DBUS return.
DIGITAL GROUND (VSS)
Ground source for logic.
DIGITAL GROUND AND IDDQ (VSS_IDDQ)
Used for IDDQ testing during IC manufacturing test.
ANALOG GROUND (AGND)
Ground source for analog circuits.
POWER SOURCE (VCC)
Nominal +5.0V Regulated Input.
DIGITAL REGULATOR OUTPUT (VDD)
Nominal +2.5V internal regulator Pin. This must be
bypassed with a small capacitor to ground (100nF)
Table 5. High Side and Low Side Typical Voltages (Voltage Relative to Ground)
Low Side
High Side
IDLE
HIGH
LOW
IDLE
HIGH
LOW
0
Vmid-2.25 (16)
Vmid-0.75 (16)
VSUPn
Vmid+2.25 (16)
Vmid+0.75 (16)
Notes
16.
VMID = VSUPn/2.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27484E14B18PB | CONN PLUG 18POS STRAIGHT W/PINS |
| PIC18LF4221-I/ML | IC PIC MCU FLASH 2KX16 44QFN |
| VE-B4D-IX-F3 | CONVERTER MOD DC/DC 85V 75W |
| UPL2000-D19 | BNC PLUG CRIMP STR BELDEN 1855A |
| UPL2000-D1 | BNC PLUG CRIMP STR 7538 CABLE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:输入/输出控制器接口集成电路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 产品: 输入/输出端数量: 工作电源电压: 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:QFN-64 封装:Tray |
| MCZ33784EF | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速计 - 板上安装 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 传感轴:Double 加速:12 g 灵敏度: 封装 / 箱体: 输出类型:Analog 数字输出 - 位数:11 bit 电源电压-最大:5.25 V 电源电压-最小:4.75 V 电源电流:4 mA 最大工作温度:+ 125 C 最小工作温度:- 40 C |
| MCZ33789AE | 功能描述:网络控制器与处理器 IC Airbag ASSP RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。