- 您现在的位置：买卖IC网 > PDF目录11713 > MCZ33905S5EK (Freescale Semiconductor)IC SYSTEM BASIS CHIP GEN2 32SOIC PDF资料下载
参数资料
| 型号： | MCZ33905S5EK |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 75/106页 |
| 文件大小： | 0K |
| 描述： | IC SYSTEM BASIS CHIP GEN2 32SOIC |
| 标准包装： | 42 |
| 应用： | 系统基础芯片 |
| 接口： | CAN，LIN |
| 电源电压： | 5.5 V ~ 27 V |
| 封装/外壳： | 32-BSOP（0.295"，7.50mm 宽）裸露焊盘 |
| 供应商设备封装： | 32-SOICW 裸露焊盘 |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Analog Integrated Circuit Device Data
70
Freescale Semiconductor
33903/4/5
SERIAL PERIPHERAL INTERFACE
DETAIL OF CONTROL BITS AND REGISTER MAPPING
Table 18. Initialization Watchdog Registers, INIT watchdog (note: register can be written only in INIT mode)
MOSI First Byte [15-8]
[b_15 b_14] 0_0110 [P/N]
MOSI Second Byte, bits 7-0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
01 00 _ 110 P
WD2INT
MCU_OC
OC-TIM
WD Safe
WD_spi[1]
WD_spi[0]
WD N/Win
Crank
Default state
0
1
0
1
0
Condition for default
POR
Bit
Description
b7
WD2INT - Select the maximum time delay between INT occurrence and INT source read SPI command
0
Function disable. No constraint between INT occurrence and INT source read.
1
INT source read must occur before the remaining of the current watchdog period plus 2 complete watchdog periods.
b6, b5
MCU_OC, OC-TIM - In LP VDD ON, select watchdog refresh and VDD current monitoring functionality. VDD_OC_LP threshold is defined in device
electrical parameters (approx 1.5 mA)
In LP mode, when watchdog is not selected
no watchdog
+ 00
In LP VDD ON mode, VDD overcurrent has no effect
no watchdog
+ 01
In LP VDD ON mode, VDD overcurrent has no effect
no watchdog
+ 10
In LP VDD ON mode, VDD current > VDD_OC_LP threshold for a time > 100 s (typically) is a wake-up event
no watchdog
+ 11
In LP VDD ON mode, VDD current > VDD_OC_LP threshold for a time > I_mcu_OC is a wake-up event. I_mcu_OC time is selected in Timer register
(selection range from 3.0 to 32 ms)
In LP mode when watchdog is selected
watchdog +
00
In LP VDD ON mode, VDD current > VDD_OC_LP threshold has no effect. watchdog refresh must occur by SPI command.
watchdog +
01
In LP VDD ON mode, VDD current > VDD_OC_LP threshold has no effect. watchdog refresh must occur by SPI command.
watchdog +
10
In LP VDD ON mode, VDD overcurrent for a time > 100 s (typically) is a wake-up event.
watchdog +
11
In LP VDD ON mode, VDD current > VDD_OC_LP threshold for a time < I_mcu_OC is a watchdog refresh condition. VDD current > VDD_OC_LP
threshold for a time > I_mcu_OC is a wake-up event. I_mcu_OC time is selected in Timer register (selection range from 3.0 to 32 ms)
b4
WD Safe - Select the activation of the SAFE pin low, at first or second consecutive RESET pulse
0
SAFE pin is set low at the time of the RST pin low activation
1
SAFE pin is set low at the second consecutive time RST pulse
b3, b2
WD_spi[1] WD_spi[0] - Select the Watchdog (watchdog) Operation
00
Simple Watchdog selection: watchdog refresh done by a 8 bits or 16 bits SPI
01
Enhanced 1: Refresh is done using the Random Code, and by a single 16 bits.
10
Enhanced 2: Refresh is done using the Random Code, and by two 16 bits command.
11
Enhanced 4: Refresh is done using the Random Code, and by four 16 bits command.
b1
WD N/Win - Select the Watchdog (watchdog) Window or Timeout operation
0
Watchdog operation is TIMEOUT, watchdog refresh can occur anytime in the period
1
Watchdog operation is WINDOW, watchdog refresh must occur in the open window (second half of period)
相关PDF资料 |
PDF描述 |
|---|---|
| V150C36H150BL2 | CONVERTER MOD DC/DC 36V 150W |
| C8051F985-GM | IC MCU 8BIT 2KB FLASH 20QFN |
| 901-9610-3SF | CONN SMA BULKHEAD JACK CRIMP |
| V150C36H150BF3 | CONVERTER MOD DC/DC 36V 150W |
| V24A28E500BF3 | CONVERTER MOD DC/DC 28V 500W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCZ33905S5EK/R2 | 制造商:Freescale Semiconductor 功能描述:IC SBC GEN2 CAN LIN X1 32SOIC 制造商:Freescale Semiconductor 功能描述:IC, SBC, GEN2, CAN, LIN X1, 32SOIC |
| MCZ33905S5EKR2 | 功能描述:CAN 接口集成电路 5V SBC HSCAN SNGL LIN RoHS:否 制造商:Texas Instruments 类型:Transceivers 工作电源电压:5 V 电源电流: 工作温度范围:- 40 C to + 85 C 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33905S5R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:SBC Gen2 with CAN High Speed and LIN Interface |
| MCZ33927EK | 功能描述:功率驱动器IC THREE PHASE PRE- DRIVER RoHS:否 制造商:Micrel 产品:MOSFET Gate Drivers 类型:Low Cost High or Low Side MOSFET Driver 上升时间: 下降时间: 电源电压-最大:30 V 电源电压-最小:2.75 V 电源电流: 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube |
| MCZ33927EK/R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Three-Phase Field Effect Transistor Pre-Driver |
发布紧急采购，3分钟左右您将得到回复。