- 您现在的位置：买卖IC网 > PDF目录69034 > ML60851EGA (OKI ELECTRIC INDUSTRY CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851EGA |
| 厂商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件页数： | 25/88页 |
| 文件大小： | 1137K |
| 代理商： | ML60851EGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
Oki Semiconductor
ML60851E
29/84
During data reception, the packet ready interrupt is generated when one
packet of receive data is correctly stored in one of the two FIFO layers of
EP1. During transmission, the packet ready interrupt is generated when data
transmission has been completed from (and writing becomes possible again)
one of the two FIFO layers of EP1.
EP2 Packet Ready Interrupt Status: When bit D2 of the interrupt enable register (INTENBL) is “0” (ednpoint 2
interrupt is masked), the content of this bit is “0” and hence no interrupt is
generated.
When endpoint 2 is configured as a receive endpoint (EP2CON D7=0), if bit
D2 of the interrupt enable register (INTENBL) is “1” (EP2 interrupt enabled),
the content of bit D2 of the endpoint packet ready register (PKTRDY) is
copied here.
When endpoint 2 is configured as a transmit endpoint (EP2CON D7=1), if
bit D2 of the interrupt enable register (INTENBL) is “1” (EP2 interrupt
enabled), the inverted (logical NOT) content of bit D6 of the endpoint pakcet
ready register (PKTRDY) is copied here.
In other words, when endpoint 2 packet ready interrupt (D2 of INTENBL)
has been set to “1” the following statements become true:
During data reception, the packet ready interrupt is generated when one
packet of receive data is correctly stored in the FIFO of EP2.
During
transmission, the packet ready interrupt is generated when data transmission
has been completed from (and writing becomes possible again) the FIFO of
EP2.
EP0 Receive Packet Ready Interrupt Status:
When bit D3 of the interrupt enable register (INTENBL) is “1”, the content
of bit D0 of the end point packet ready register (PKTRDY) is copied here.
This bit is “0” when bit D3 of INTENBL is “0”.
In other words, when endpoint 0 receive packet ready interrtup (D3 of
INTENBL) has been enabled, if a data packet is received in the data stage of
control transfer and is correctly stored in the EP0RXFIFO, this bit is set to
“1” and the
INTR pin is asserted.
EP0 Transmit Packet Ready Interrupt Status:
When bit D4 of the interrupt enable register (INTENBL) is “1”, the inverted
(logical NOT) content of bit D4 of the end point packet ready register
(PKTRDY) is copied here. This bit is “0” when bit D4 of INTENBL is “0”.
In other words, when endpoint 0 transmit packet ready interrupt (D4 of
INTENBL) has been enabled (set to “1”), if the transmission from
EP0TXFIFO is completed, an ACK is received from the host in response to
the succussful transmission which will inturn cause the ML60851E to
automatically deassert (set to “0”) its EP0 transmit packet ready bit (D4 of
PKTRDY) and inturn set this bit and hence generate an interrupt.
The value at the time of a bus reset is based on the value of D4 of INTENBL
just prior to bus reset. If D4 of INTENBL was “1” prior to reset, its value will
be the same during a bus reset and hence this bit will be “1” and an interrupt
will be generated. If D4 of INTENBL was “0” prior to bus reset, interrupt for
endpoint 0 was disabled and hence the value of this bit will be “0” after a bus
reset.
相关PDF资料 |
PDF描述 |
|---|---|
| ML60851ETB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q346 | RISC MICROCONTROLLER, PQFP64 |
| ML610346 | RISC MICROCONTROLLER, PQFP64 |
| ML610Q347J-NNNTB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
| ML610347-XXXTB | 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852ATBZ010 | 功能描述:USB 接口集成电路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。