- 您现在的位置：买卖IC网 > PDF目录69034 > ML60851EGA (OKI ELECTRIC INDUSTRY CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ML60851EGA |
| 厂商： | OKI ELECTRIC INDUSTRY CO LTD |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封装： | 0.80 MM PITCH, PLASTIC, QFP-44 |
| 文件页数： | 36/88页 |
| 文件大小： | 1137K |
| 代理商： | ML60851EGA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
Oki Semiconductor
ML60851E
39/84
End Point 0 Status Register (EP0STAT)
Read address
F3h
Write address
73h
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
x
0
After a bus reset
0
x
0
Definition
0
Setup Ready:
This bit is set automatically when a proper setup packet arrives in the 8-byte setup
register, and the EP0RXFIFO is locked. If D0 of INTENBL has been asserted, the
INTR pin is also asserted automatically when this bit is set. The local MCU should
write a “1” in this bit after reading out the 8-byte setup data. When this is performed,
the setup ready bit is reset and the
INTR pin is also deasserted. During a control write,
the packet ready bit of EP0 is reset simultaneously, the lock condition is released, and
it becomes possible to receive packets by EP0 during the data stage. This bit is reset to
“0” by writing a “1” to it. Writing a '0' to this bit will not have any effects on this
register.
Stall bit:
During EP0 reception (in the data stage of a control write transfer), the ML60851E
automatically sets this bit to “1” when a packet with a number of bytes more than the
maximum packet size written in EP0RXPLD is received (or when EOP is missing).
The EP0 can be set to the STALL condition by writing "1" to this bit. When the
following SETUP packet is coming, this bit will be cleared automatically and the EP0
will return from the STALL condition by the procedure based on the USB
specification 2.0. (refer to the USB 2.0 specification)
Bits D7 to D5 and D1 are fixed at “0”, and other values written in them are invalid.
EP0 Stage:
Indicates the stage transition during a control transfer. The transition conditions
between the different stages are shown in the following stage transition diagram.
These bits are automatically set by ML60851E.
Setup Ready (R/Reset)
Stall Bit (R/W)
EP0 Stage (R)
00 = Setup stage
01 = Data stage
10 = Status stage
相关PDF资料 |
PDF描述 |
|---|---|
| ML60851ETB | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| ML610Q346 | RISC MICROCONTROLLER, PQFP64 |
| ML610346 | RISC MICROCONTROLLER, PQFP64 |
| ML610Q347J-NNNTB | 8-BIT, FLASH, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
| ML610347-XXXTB | 8-BIT, MROM, 4.2 MHz, RISC MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML60851ETB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:USB Device Controller |
| ML60852ATBZ010 | 功能描述:USB 接口集成电路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。