- 您现在的位置：买卖IC网 > PDF目录80512 > MPC5561MVZ80R (FREESCALE SEMICONDUCTOR INC) MICROCONTROLLER, PBGA324 PDF资料下载
参数资料
| 型号： | MPC5561MVZ80R |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROCONTROLLER, PBGA324 |
| 封装： | 23 X 23 MM, 1 MM PITCH, MS-034AAJ-1, LEAD FREE, TEPBGA-324 |
| 文件页数： | 14/56页 |
| 文件大小： | 1044K |
| 代理商： | MPC5561MVZ80R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Electrical Characteristics
MPC5561 Microcontroller Data Sheet, Rev. 2.0
Freescale Semiconductor
21
19
CLKOUT period jitter, measured at fSYS max:
15, 16
Peak-to-peak jitter (clock edge to clock edge)
Long term jitter (averaged over a 2 ms interval)
CJITTER
—
5.0
0.01
%
fCLKOUT
20
Frequency modulation range limit 17
(do not exceed fsys maximum)
CMOD
0.8
2.4
%fSYS
21
ICO frequency
fico = [ fref_crystal × (MFD + 4) ] ÷ (PREDIV + 1)
18
fico = [ fref_ext × (MFD + 4) ] ÷ (PREDIV + 1)
fico
48
fMAX
MHz
22
Predivider output frequency (to PLL)
fPREDIV
420 19
MHz
1 Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency
remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time.
The designer must thoroughly understand the drift margin of the source clock.
2 The 8–20 MHz crystal or external reference values have PLLCFG[2] pulled low.
3 The 20–40 MHz crystal and external reference values have PLLCFG[2] pulled high, and the minimum frequency must be greater
than 20 MHz. Use the 8–20 MHz setting (PLLCFG[2] pulled low) if a 20 MHz crystal or external reference is required.
To exit RESET when using 40 MHz, set PLLCFG[2] to 1.
4 All internal registers retain data at 0 Hz.
5 Up to the maximum frequency rating of the device (refer to Table 1).
6 Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked
mode.
7 The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below f
LOR. SCM frequency is
measured on the CLKOUT ball with the divider set to divide-by-two of the system clock.
NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.
8 Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or
resonators). (Vextal – Vxtal) must be ≥ 400 mV for the oscillator’s comparator to produce the output clock.
9 Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or
resonators). (Vxtal –Vextal) must be ≥ 400 mV for the oscillator’s comparator to produce the output clock.
10 I
xtal is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.
11 C
PCB_EXTAL and CPCB_XTAL are the measured PCB stray capacitances on EXTAL and XTAL, respectively.
12 This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the
synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal
startup time.
13 PLL is operating in 1:1 PLL mode.
14 V
DDE = 3.0–3.6 V.
15 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f
sys.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the PLL circuitry via VDDSYN and VSSSYN and variation in crystal oscillator frequency increase the jitter percentage
for a given interval. CLKOUT divider is set to divide-by-two.
16 Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).
17 Modulation depth selected must not result in f
sys value greater than the fsys maximum specified value.
18 f
sys = fico ÷ (2
RFD)
19 Maximum value for dual controller (1:1) mode is (f
MAX ÷ 2) with the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).
Table 12. FMPLL Electrical Specifications (continued)
(VDDSYN = 3.0–3.6 V; VSS = VSSSYN = 0.0 V; TA = TL to TH)
Spec
Characteristic
Symbol
Minimum
Maximum
Unit
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8572CVTARNB | 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8572PXARLB | 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8572VTAVNB | 32-BIT, 1500 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8360EVVAGFGA | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA740 |
| MB95F264KPFT-G-SNE2 | 8-BIT, FLASH, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5565 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565_08 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ112 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ112R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ132 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。