- 您现在的位置：买卖IC网 > PDF目录80512 > MPC5561MVZ80R (FREESCALE SEMICONDUCTOR INC) MICROCONTROLLER, PBGA324 PDF资料下载
参数资料
| 型号： | MPC5561MVZ80R |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROCONTROLLER, PBGA324 |
| 封装： | 23 X 23 MM, 1 MM PITCH, MS-034AAJ-1, LEAD FREE, TEPBGA-324 |
| 文件页数： | 32/56页 |
| 文件大小： | 1044K |
| 代理商： | MPC5561MVZ80R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC5561 Microcontroller Data Sheet, Rev. 2.0
Electrical Characteristics
Freescale Semiconductor
38
3.13.7
DSPI Timing
Table 25. DSPI Timing1’ 2
1 All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types
of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: VDDEH = 3.0–5.5 V;TA = TL to TH;
and CL = 50 pF with SRC = 0b11.
2 Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and
135 MHz parts allow for 132 MHz system clock + 2% FM.
Spec
Characteristic
Symbol
80 MHz
112 MHz
132 MHz
Unit
Min.
Max.
Min.
Max.
Min.
Max.
1
SCK cycle time3, 4
3 The minimum SCK cycle time restricts the baud rate selection for the given system clock rate.
These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.
4 The actual minimum SCK cycle time is limited by pad performance.
tSCK
24.4 ns
2.9 ms
17.5 ns
2.1 ms
14.8 ns
1.8 ms
—
2
PCS to SCK delay5
5 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].
tCSC
23
—
15
—
13
—
ns
3
After SCK delay6
6 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].
tASC
22
—
14
—
12
—
ns
4
SCK duty cycle
tSDC
(tSCK ÷ 2)
– 2 ns
(tSCK ÷ 2)
+ 2 ns
(tSCK ÷ 2)
– 2 ns
(tSCK ÷ 2)
+ 2 ns
(tSCK ÷ 2)
– 2 ns
(tSCK ÷ 2)
+ 2 ns
ns
5
Slave access time
(SS active to SOUT driven)
tA
—
25
—
25
—
25
ns
6
Slave SOUT disable time
(SS inactive to SOUT Hi-Z, or invalid)
tDIS
—
25
—
25
—
25
ns
7PCSx to PCSS time
tPCSC
4—
4
—
4
—
ns
8PCSS to PCSx time
tPASC
5—
5
—
5
—
ns
9
Data setup time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
7 This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.
tSUI
20
2
–4
20
—
20
2
3
20
—
20
2
6
20
—
ns
10
Data hold time for inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)7
Master (MTFE = 1, CPHA = 1)
tHI
–4
7
21
–4
—
–4
7
14
–4
—
–4
7
12
–4
—
ns
11
Data valid (after SCK edge)
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tSUO
—
5
25
18
5
—
5
25
14
5
—
5
25
13
5
ns
12
Data hold time for outputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
tHO
–5
5.5
8
–5
—
–5
5.5
4
–5
—
–5
5.5
3
–5
—
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8572CVTARNB | 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8572PXARLB | 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8572VTAVNB | 32-BIT, 1500 MHz, MICROPROCESSOR, PBGA1023 |
| MPC8360EVVAGFGA | 32-BIT, 400 MHz, RISC PROCESSOR, PBGA740 |
| MB95F264KPFT-G-SNE2 | 8-BIT, FLASH, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5565 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565_08 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ112 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ112R2 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
| MPC5565AVZ132 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。