- 您现在的位置：买卖IC网 > PDF目录183323 > MPC93H52FAR2 (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF资料下载
参数资料
| 型号： | MPC93H52FAR2 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封装： | LQFP-32 |
| 文件页数： | 1/16页 |
| 文件大小： | 285K |
| 代理商： | MPC93H52FAR2 |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order number: MPC93H52/D
Rev 2, 2/2004
Motorola, Inc. 2004
3.3V 1:11 LVCMOS Zero Delay
Clock Generator
The MPC93H52 is a 3.3V compatible, 1:11 PLL based clock gener-
ator targeted for high performance clock tree applications. With output
frequencies up to 240 MHz and output skews lower than 200 ps the
device meets the needs of most demanding clock applications.
Features
Configurable 11 outputs LVCMOS PLL clock generator
Fully integrated PLL
Wide range of output clock frequency of 16.67 MHz to 240 MHz
Multiplication of the input reference clock frequency by 3, 2, 1, 3
÷2,
2
÷3, 1÷3 and 1÷2
3.3V LVCMOS compatible
Maximum output skew of 200 ps
Supports zero-delay applications
Designed for high-performance telecom, networking and
computing applications
32 lead LQFP package
Ambient Temperature Range — 0°C to +70°C
Pin and function compatible to the MPC952
Functional Description
The MPC93H52 is a fully 3.3V compatible PLL clock generator and clock driver. The device has the capability to gen-
erate output clock signals of 16.67 to 240 MHz from external clock sources. The internal PLL optimized for its frequency
range and does not require external look filter components. One output of the MPC93H52 has to be connected to the
PLL feedback input FB_IN to close the external PLL feedback path. The output divider of this output setting determines
the PLL frequency multiplication factor. This multiplication factor, F_RANGE and the reference clock frequency must be
selected to situate the VCO in its specified lock range. The frequency of the clock outputs can be configured individually
for all three output banks by the FSELx pins supporting systems with different but phase-aligned clock frequencies.
The PLL of the MPC93H52 minimizes the propagation delay and therefore supports zero-delay applications. All inputs
and outputs are LVCMOS compatible. The outputs are optimized to drive parallel terminated 50
transmission lines.
Alternatively, each output can drive up to two series terminated transmission lines giving the device an effective fanout
of 22.
The device also supports output high-impedance disable and a PLL bypass mode for static system test and diagnosis.
The MPC93H52 is package in a 32-lead LQFP.
MPC93H52
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03
LOW VOLTAGE
3.3V LVCMOS 1:11
CLOCK GENERATOR
相关PDF资料 |
PDF描述 |
|---|---|
| MPC946FAR2 | 946 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| mPD789322 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| mPD789327GB-xxx-8ET | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| MPDTH03060WAH | 1-OUTPUT 25 W DC-DC REG PWR SUPPLY MODULE |
| MPLC0525L2R2 | 1 ELEMENT, 2.2 uH, GENERAL PURPOSE INDUCTOR, SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC93R51 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC93R51AC | 功能描述:时钟驱动器及分配 3.3V 240MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| MPC93R51ACR2 | 功能描述:时钟发生器及支持产品 FSL 1-9 LVCMOS/LVPEC L to LVCMOS PLL Cloc RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC93R51D | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC93R51FA | 功能描述:时钟驱动器及分配 3.3V 240MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。