- 您现在的位置：买卖IC网 > PDF目录98044 > MSC8144E (FREESCALE SEMICONDUCTOR INC) 0-BIT, 150 MHz, OTHER DSP, PBGA783 PDF资料下载
参数资料
| 型号： | MSC8144E |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 150 MHz, OTHER DSP, PBGA783 |
| 封装： | 29 X 29 MM, LEAD FREE, PLASTIC, FCPBGA-783 |
| 文件页数： | 58/80页 |
| 文件大小： | 2284K |
| 代理商： | MSC8144E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 0
Freescale Semiconductor
61
2.7.12
SPI Timing
Table 52 provides the SPI input and output AC timing specifications.
Figure 35 provides the AC test load for the SPI.
Figure 35. SPI AC Test Load
Figure 36 through Figure 37 represent the AC timings from Table 52. Note that although the specifications generally reference
the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
Figure 36 shows the SPI timings in slave mode (external clock).
Figure 36. SPI AC Timing in Slave Mode (External Clock)
Figure 37 shows the SPI timings in master mode (internal clock).
Table 53. SPI AC Timing Specifications 1
Characteristic
Symbol 2
Min
Max
Unit
SPI outputs valid—Master mode (internal clock) delay
tNIKHOV
6ns
SPI outputs hold—Master mode (internal clock) delay
tNIKHOX
0.5
ns
SPI outputs valid—Slave mode (external clock) delay
tNEKHOV
8ns
SPI outputs hold—Slave mode (external clock) delay
tNEKHOX
2ns
SPI inputs—Master mode (internal clock input setup time
tNIIVKH
4ns
SPI inputs—Master mode (internal clock input hold time
tNIIXKH
0ns
SPI inputs—Slave mode (external clock) input setup time
tNEIVKH
4ns
SPI inputs—Slave mode (external clock) input hold time
tNEIXKH
2ns
Notes:
1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal.
Timings are measured at the pin.
2. The symbols for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state) (reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOX symbolizes the internal timing
(NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
Output
Z0 = 50 Ω
OVDD/2
RL = 50 Ω
SPICLK (Input)
tNEIXKH
tNEIVKH
tNEKHOX
Input Signals:
SPIMOSI
(See Note)
Output Signals:
SPIMISO
(See Note)
Note: The clock edge is selectable on SPI.
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8152TVT1000B | RISC PROCESSOR, PBGA783 |
| MSC8154ETVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8252TVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSC8252SVT1000B | 0-BIT, OTHER DSP, PBGA783 |
| MSD1010LT3 | 100 mA, 15 V, PNP, Si, SMALL SIGNAL TRANSISTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8144EC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor |
| MSC8144ESVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ESVT800A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 800MHZ 800MIPS 783FCBGA - Trays |
| MSC8144ESVT800B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 800MHZ 800MIPS 783-PIN FCBGA EACH - Bulk 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ETVT1000A | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA - Bulk |
发布紧急采购，3分钟左右您将得到回复。